p8( \Egumstix,omap3-overo-tobiduogumstix,omap3-overoti,omap3430ti,omap3 +"7OMAP35xx Gumstix Overo on TobiDuochosenaliases=/ocp@68000000/i2c@48070000B/ocp@68000000/i2c@48072000G/ocp@68000000/i2c@48060000L/ocp@68000000/serial@4806a000T/ocp@68000000/serial@4806c000\/ocp@68000000/serial@49020000cpus+cpu@0arm,cortex-a8dcpupt{cpupmu@54000000arm,cortex-a8-pmupTdebugsssocti,omap-inframpu ti,omap3-mpumpuiva ti,iva2.2ivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-busph +l3_mainl4@48000000ti,omap3-l4-coresimple-bus+ Hscm@2000ti,omap3-scmsimple-busp + pinmux@30 ti,omap3-padconfpinctrl-singlep08+5defaultCMpinmux_uart2_pins U<>@BMpinmux_i2c1_pinsUMpinmux_mmc1_pins0UMpinmux_mmc2_pins0U(*,.02Mpinmux_w3cbw003c_pinsUlMpinmux_hsusb2_pins@U      Mpinmux_twl4030_pinsUAMpinmux_i2c3_pinsUMpinmux_uart3_pinsUnpMscm_conf@270sysconsimple-buspp0+ p0Mpbias_regulator@2b0ti,pbias-omap3ti,pbias-omappipbias_mmc_omap2430ppbias_mmc_omap2430w@-Mclocks+mcbsp5_mux_fck@68ti,composite-mux-clocktphM mcbsp5_fckti,composite-clockt Mmcbsp1_mux_fck@4ti,composite-mux-clocktpM mcbsp1_fckti,composite-clockt Mmcbsp2_mux_fck@4ti,composite-mux-clockt pMmcbsp2_fckti,composite-clockt Mmcbsp3_mux_fck@68ti,composite-mux-clockt phMmcbsp3_fckti,composite-clocktMmcbsp4_mux_fck@68ti,composite-mux-clockt phMmcbsp4_fckti,composite-clocktMclockdomainspinmux@a00 ti,omap3-padconfpinctrl-singlep \+pinmux_twl4030_vpins UMtarget-module@480a6000ti,sysc-omap2ti,syscpH `DH `HH `Lrevsyscsyss t{ick+ H ` aes1@0 ti,omap3-aespP  txrxtarget-module@480c5000ti,sysc-omap2ti,syscpH PDH PHH PLrevsyscsyss t{ick+ H P aes2@0 ti,omap3-aespPABtxrxprm@48306000 ti,omap3-prmpH0`@ clocks+virt_16_8m_ck fixed-clock YMosc_sys_ck@d40 ti,mux-clocktp @Msys_ck@1270ti,divider-clocktpp%M!sys_clkout1@d70ti,gate-clocktp pdpll3_x2_ckfixed-factor-clockt<Gdpll3_m2x2_ckfixed-factor-clockt<GM dpll4_x2_ckfixed-factor-clockt<Gcorex2_fckfixed-factor-clockt <GM"wkup_l4_ickfixed-factor-clockt!<GMQcorex2_d3_fckfixed-factor-clockt"<GMcorex2_d5_fckfixed-factor-clockt"<GMclockdomainscm@48004000 ti,omap3-cmpH@@clocks+dummy_apb_pclk fixed-clock omap_32k_fck fixed-clock MCvirt_12m_ck fixed-clock Mvirt_13m_ck fixed-clock ]@Mvirt_19200000_ck fixed-clock $Mvirt_26000000_ck fixed-clock Mvirt_38_4m_ck fixed-clock IMdpll4_ck@d00ti,omap3-dpll-per-clockt!!p D 0Mdpll4_m2_ck@d48ti,divider-clockt?p H%M#dpll4_m2x2_mul_ckfixed-factor-clockt#<GM$dpll4_m2x2_ck@d00ti,gate-clockt$p QM%omap_96m_alwon_fckfixed-factor-clockt%<GM,dpll3_ck@d00ti,omap3-dpll-core-clockt!!p @ 0Mdpll3_m3_ck@1140ti,divider-clocktp@%M&dpll3_m3x2_mul_ckfixed-factor-clockt&<GM'dpll3_m3x2_ck@d00ti,gate-clockt' p QM(emu_core_alwon_ckfixed-factor-clockt(<GMesys_altclk fixed-clock M1mcbsp_clks fixed-clock Mdpll3_m2_ck@d40ti,divider-clocktp @%Mcore_ckfixed-factor-clockt<GM)dpll1_fck@940ti,divider-clockt)p @%M*dpll1_ck@904ti,omap3-dpll-clockt!*p  $ @ 4Mdpll1_x2_ckfixed-factor-clockt<GM+dpll1_x2m2_ck@944ti,divider-clockt+p D%M?cm_96m_fckfixed-factor-clockt,<GM-omap_96m_fck@d40 ti,mux-clockt-!p @MHdpll4_m3_ck@e40ti,divider-clockt p@%M.dpll4_m3x2_mul_ckfixed-factor-clockt.<GM/dpll4_m3x2_ck@d00ti,gate-clockt/p QM0omap_54m_fck@d40 ti,mux-clockt01p @M;cm_96m_d2_fckfixed-factor-clockt-<GM2omap_48m_fck@d40 ti,mux-clockt21p @M3omap_12m_fckfixed-factor-clockt3<GMJdpll4_m4_ck@e40ti,divider-clocktp@%M4dpll4_m4x2_mul_ckti,fixed-factor-clockt4guM5dpll4_m4x2_ck@d00ti,gate-clockt5p QMdpll4_m5_ck@f40ti,divider-clockt?p@%M6dpll4_m5x2_mul_ckti,fixed-factor-clockt6guM7dpll4_m5x2_ck@d00ti,gate-clockt7p QMmdpll4_m6_ck@1140ti,divider-clockt?p@%M8dpll4_m6x2_mul_ckfixed-factor-clockt8<GM9dpll4_m6x2_ck@d00ti,gate-clockt9p QM:emu_per_alwon_ckfixed-factor-clockt:<GMfclkout2_src_gate_ck@d70 ti,composite-no-wait-gate-clockt)p pM<clkout2_src_mux_ck@d70ti,composite-mux-clockt)!-;p pM=clkout2_src_ckti,composite-clockt<=M>sys_clkout2@d70ti,divider-clockt>@p pmpu_ckfixed-factor-clockt?<GM@arm_fck@924ti,divider-clockt@p $emu_mpu_alwon_ckfixed-factor-clockt@<GMgl3_ick@a40ti,divider-clockt)p @%MAl4_ick@a40ti,divider-clocktAp @%MBrm_ick@c40ti,divider-clocktBp @%gpt10_gate_fck@a00ti,composite-gate-clockt! p MDgpt10_mux_fck@a40ti,composite-mux-clocktC!p @MEgpt10_fckti,composite-clocktDEgpt11_gate_fck@a00ti,composite-gate-clockt! p MFgpt11_mux_fck@a40ti,composite-mux-clocktC!p @MGgpt11_fckti,composite-clocktFGcore_96m_fckfixed-factor-clocktH<GMmmchs2_fck@a00ti,wait-gate-clocktp Mmmchs1_fck@a00ti,wait-gate-clocktp Mi2c3_fck@a00ti,wait-gate-clocktp Mi2c2_fck@a00ti,wait-gate-clocktp Mi2c1_fck@a00ti,wait-gate-clocktp Mmcbsp5_gate_fck@a00ti,composite-gate-clockt p Mmcbsp1_gate_fck@a00ti,composite-gate-clockt p M core_48m_fckfixed-factor-clockt3<GMImcspi4_fck@a00ti,wait-gate-clocktIp Mmcspi3_fck@a00ti,wait-gate-clocktIp Mmcspi2_fck@a00ti,wait-gate-clocktIp Mmcspi1_fck@a00ti,wait-gate-clocktIp Muart2_fck@a00ti,wait-gate-clocktIp Muart1_fck@a00ti,wait-gate-clocktIp  Mcore_12m_fckfixed-factor-clocktJ<GMKhdq_fck@a00ti,wait-gate-clocktKp Mcore_l3_ickfixed-factor-clocktA<GMLsdrc_ick@a10ti,wait-gate-clocktLp Mgpmc_fckfixed-factor-clocktL<Gcore_l4_ickfixed-factor-clocktB<GMMmmchs2_ick@a10ti,omap3-interface-clocktMp Mmmchs1_ick@a10ti,omap3-interface-clocktMp Mhdq_ick@a10ti,omap3-interface-clocktMp Mmcspi4_ick@a10ti,omap3-interface-clocktMp Mmcspi3_ick@a10ti,omap3-interface-clocktMp Mmcspi2_ick@a10ti,omap3-interface-clocktMp Mmcspi1_ick@a10ti,omap3-interface-clocktMp Mi2c3_ick@a10ti,omap3-interface-clocktMp Mi2c2_ick@a10ti,omap3-interface-clocktMp Mi2c1_ick@a10ti,omap3-interface-clocktMp Muart2_ick@a10ti,omap3-interface-clocktMp Muart1_ick@a10ti,omap3-interface-clocktMp  Mgpt11_ick@a10ti,omap3-interface-clocktMp  Mgpt10_ick@a10ti,omap3-interface-clocktMp  Mmcbsp5_ick@a10ti,omap3-interface-clocktMp  Mmcbsp1_ick@a10ti,omap3-interface-clocktMp  Momapctrl_ick@a10ti,omap3-interface-clocktMp Mdss_tv_fck@e00ti,gate-clockt;pMdss_96m_fck@e00ti,gate-clocktHpMdss2_alwon_fck@e00ti,gate-clockt!pMdummy_ck fixed-clock gpt1_gate_fck@c00ti,composite-gate-clockt!p MNgpt1_mux_fck@c40ti,composite-mux-clocktC!p @MOgpt1_fckti,composite-clocktNOMaes2_ick@a10ti,omap3-interface-clocktMp Mwkup_32k_fckfixed-factor-clocktC<GMPgpio1_dbck@c00ti,gate-clocktPp Msha12_ick@a10ti,omap3-interface-clocktMp Mwdt2_fck@c00ti,wait-gate-clocktPp Mwdt2_ick@c10ti,omap3-interface-clocktQp Mwdt1_ick@c10ti,omap3-interface-clocktQp Mgpio1_ick@c10ti,omap3-interface-clocktQp Momap_32ksync_ick@c10ti,omap3-interface-clocktQp Mgpt12_ick@c10ti,omap3-interface-clocktQp Mgpt1_ick@c10ti,omap3-interface-clocktQp Mper_96m_fckfixed-factor-clockt,<GM per_48m_fckfixed-factor-clockt3<GMRuart3_fck@1000ti,wait-gate-clocktRp Mgpt2_gate_fck@1000ti,composite-gate-clockt!pMSgpt2_mux_fck@1040ti,composite-mux-clocktC!p@MTgpt2_fckti,composite-clocktSTMgpt3_gate_fck@1000ti,composite-gate-clockt!pMUgpt3_mux_fck@1040ti,composite-mux-clocktC!p@MVgpt3_fckti,composite-clocktUVgpt4_gate_fck@1000ti,composite-gate-clockt!pMWgpt4_mux_fck@1040ti,composite-mux-clocktC!p@MXgpt4_fckti,composite-clocktWXgpt5_gate_fck@1000ti,composite-gate-clockt!pMYgpt5_mux_fck@1040ti,composite-mux-clocktC!p@MZgpt5_fckti,composite-clocktYZgpt6_gate_fck@1000ti,composite-gate-clockt!pM[gpt6_mux_fck@1040ti,composite-mux-clocktC!p@M\gpt6_fckti,composite-clockt[\gpt7_gate_fck@1000ti,composite-gate-clockt!pM]gpt7_mux_fck@1040ti,composite-mux-clocktC!p@M^gpt7_fckti,composite-clockt]^gpt8_gate_fck@1000ti,composite-gate-clockt! pM_gpt8_mux_fck@1040ti,composite-mux-clocktC!p@M`gpt8_fckti,composite-clockt_`gpt9_gate_fck@1000ti,composite-gate-clockt! pMagpt9_mux_fck@1040ti,composite-mux-clocktC!p@Mbgpt9_fckti,composite-clocktabper_32k_alwon_fckfixed-factor-clocktC<GMcgpio6_dbck@1000ti,gate-clocktcpMgpio5_dbck@1000ti,gate-clocktcpMgpio4_dbck@1000ti,gate-clocktcpMgpio3_dbck@1000ti,gate-clocktcpMgpio2_dbck@1000ti,gate-clocktcp Mwdt3_fck@1000ti,wait-gate-clocktcp Mper_l4_ickfixed-factor-clocktB<GMdgpio6_ick@1010ti,omap3-interface-clocktdpMgpio5_ick@1010ti,omap3-interface-clocktdpMgpio4_ick@1010ti,omap3-interface-clocktdpMgpio3_ick@1010ti,omap3-interface-clocktdpMgpio2_ick@1010ti,omap3-interface-clocktdp Mwdt3_ick@1010ti,omap3-interface-clocktdp Muart3_ick@1010ti,omap3-interface-clocktdp Muart4_ick@1010ti,omap3-interface-clocktdpMgpt9_ick@1010ti,omap3-interface-clocktdp Mgpt8_ick@1010ti,omap3-interface-clocktdp Mgpt7_ick@1010ti,omap3-interface-clocktdpMgpt6_ick@1010ti,omap3-interface-clocktdpMgpt5_ick@1010ti,omap3-interface-clocktdpMgpt4_ick@1010ti,omap3-interface-clocktdpMgpt3_ick@1010ti,omap3-interface-clocktdpMgpt2_ick@1010ti,omap3-interface-clocktdpMmcbsp2_ick@1010ti,omap3-interface-clocktdpMmcbsp3_ick@1010ti,omap3-interface-clocktdpMmcbsp4_ick@1010ti,omap3-interface-clocktdpMmcbsp2_gate_fck@1000ti,composite-gate-clocktpM mcbsp3_gate_fck@1000ti,composite-gate-clocktpMmcbsp4_gate_fck@1000ti,composite-gate-clocktpMemu_src_mux_ck@1140 ti,mux-clockt!efgp@Mhemu_src_ckti,clkdm-gate-clockthMipclk_fck@1140ti,divider-clocktip@%pclkx2_fck@1140ti,divider-clocktip@%atclk_fck@1140ti,divider-clocktip@%traceclk_src_fck@1140 ti,mux-clockt!efgp@Mjtraceclk_fck@1140ti,divider-clocktj p@%secure_32k_fck fixed-clock Mkgpt12_fckfixed-factor-clocktk<GMwdt1_fckfixed-factor-clocktk<Gsecurity_l4_ick2fixed-factor-clocktB<GMlaes1_ick@a14ti,omap3-interface-clocktlp Mrng_ick@a14ti,omap3-interface-clocktlp Msha11_ick@a14ti,omap3-interface-clocktlp des1_ick@a14ti,omap3-interface-clocktlp cam_mclk@f00ti,gate-clocktmpcam_ick@f10!ti,omap3-no-wait-interface-clocktBpMcsi2_96m_fck@f00ti,gate-clocktpMsecurity_l3_ickfixed-factor-clocktA<GMnpka_ick@a14ti,omap3-interface-clocktnp icr_ick@a10ti,omap3-interface-clocktMp des2_ick@a10ti,omap3-interface-clocktMp mspro_ick@a10ti,omap3-interface-clocktMp mailboxes_ick@a10ti,omap3-interface-clocktMp ssi_l4_ickfixed-factor-clocktB<GMusr1_fck@c00ti,wait-gate-clockt!p M sr2_fck@c00ti,wait-gate-clockt!p M sr_l4_ickfixed-factor-clocktB<Gdpll2_fck@40ti,divider-clockt)p@%Modpll2_ck@4ti,omap3-dpll-clockt!op$@4Mpdpll2_m2_ck@44ti,divider-clocktppD%Mqiva2_ck@0ti,wait-gate-clocktqpMmodem_fck@a00ti,omap3-interface-clockt!p Msad2d_ick@a10ti,omap3-interface-clocktAp Mmad2d_ick@a18ti,omap3-interface-clocktAp Mmspro_fck@a00ti,wait-gate-clocktp ssi_ssr_gate_fck_3430es2@a00 ti,composite-no-wait-gate-clockt"p Mrssi_ssr_div_fck_3430es2@a40ti,composite-divider-clockt"p @$Msssi_ssr_fck_3430es2ti,composite-clocktrsMtssi_sst_fck_3430es2fixed-factor-clocktt<GMhsotgusb_ick_3430es2@a10"ti,omap3-hsotgusb-interface-clocktLp Mssi_ick_3430es2@a10ti,omap3-ssi-interface-clocktup M usim_gate_fck@c00ti,composite-gate-clocktH p Msys_d2_ckfixed-factor-clockt!<GMwomap_96m_d2_fckfixed-factor-clocktH<GMxomap_96m_d4_fckfixed-factor-clocktH<GMyomap_96m_d8_fckfixed-factor-clocktH<GMzomap_96m_d10_fckfixed-factor-clocktH<G M{dpll5_m2_d4_ckfixed-factor-clocktv<GM|dpll5_m2_d8_ckfixed-factor-clocktv<GM}dpll5_m2_d16_ckfixed-factor-clocktv<GM~dpll5_m2_d20_ckfixed-factor-clocktv<GMusim_mux_fck@c40ti,composite-mux-clock(t!wxyz{|}~p @%Musim_fckti,composite-clocktusim_ick@c10ti,omap3-interface-clocktQp  Mdpll5_ck@d04ti,omap3-dpll-clockt!!p  $ L 4Mdpll5_m2_ck@d50ti,divider-clocktp P%Mvsgx_gate_fck@b00ti,composite-gate-clockt)p Mcore_d3_ckfixed-factor-clockt)<GMcore_d4_ckfixed-factor-clockt)<GMcore_d6_ckfixed-factor-clockt)<GMomap_192m_alwon_fckfixed-factor-clockt%<GMcore_d2_ckfixed-factor-clockt)<GMsgx_mux_fck@b40ti,composite-mux-clock t-p @Msgx_fckti,composite-clocktMsgx_ick@b10ti,wait-gate-clocktAp Mcpefuse_fck@a08ti,gate-clockt!p Mts_fck@a08ti,gate-clocktCp Musbtll_fck@a08ti,wait-gate-clocktvp Musbtll_ick@a18ti,omap3-interface-clocktMp Mmmchs3_ick@a10ti,omap3-interface-clocktMp Mmmchs3_fck@a00ti,wait-gate-clocktp Mdss1_alwon_fck_3430es2@e00ti,dss-gate-clocktpMdss_ick_3430es2@e10ti,omap3-dss-interface-clocktBpMusbhost_120m_fck@1400ti,gate-clocktvpMusbhost_48m_fck@1400ti,dss-gate-clockt3pMusbhost_ick@1410ti,omap3-dss-interface-clocktBpMclockdomainscore_l3_clkdmti,clockdomaintdpll3_clkdmti,clockdomaintdpll1_clkdmti,clockdomaintper_clkdmti,clockdomainhtemu_clkdmti,clockdomaintidpll4_clkdmti,clockdomaintwkup_clkdmti,clockdomain$tdss_clkdmti,clockdomaintcore_l4_clkdmti,clockdomaintcam_clkdmti,clockdomaintiva2_clkdmti,clockdomaintdpll2_clkdmti,clockdomaintpd2d_clkdmti,clockdomain tdpll5_clkdmti,clockdomaintsgx_clkdmti,clockdomaintusbhost_clkdmti,clockdomain ttarget-module@48320000ti,sysc-omap2ti,syscpH2H2 revsysctP{fckick+ H2counter@0ti,omap-counter32kp interrupt-controller@48200000ti,omap3-intcpH Mtarget-module@48056000ti,sysc-omap2ti,syscpH`H`,H`(revsyscsyss#  tL{ick+ H`dma-controller@0ti,omap3430-sdmati,omap-sdmap   `Mgpio@48310000ti,omap3-gpiopH1gpio1*:Mgpio@49050000ti,omap3-gpiopIgpio2*:Mgpio@49052000ti,omap3-gpiopI gpio3*:Mgpio@49054000ti,omap3-gpiopI@ gpio4*:gpio@49056000ti,omap3-gpiopI`!gpio5*:gpio@49058000ti,omap3-gpiopI"gpio6*:Mserial@4806a000ti,omap3-uartpH FH12txrxuart1 lserial@4806c000ti,omap3-uartpHFI34txrxuart2 l5defaultCserial@49020000ti,omap3-uartpIFJn56txrxuart3 l5defaultCi2c@48070000 ti,omap3-i2cpH8txrx+i2c15defaultC '@twl@48pH  ti,twl40305defaultCaudioti,twl4030-audiocodecrtcti,twl4030-rtc bciti,twl4030-bci Zh tvacwatchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2regulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1 ' regulator-vdacti,twl4030-vdacw@w@regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1:0Mregulator-vmmc2ti,twl4030-vmmc2:0regulator-vusb1v5ti,twl4030-vusb1v5Mregulator-vusb1v8ti,twl4030-vusb1v8Mregulator-vusb3v1ti,twl4030-vusb3v1Mregulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2w@w@regulator-vsimti,twl4030-vsimw@-gpioti,twl4030-gpio*:twl4030-usbti,twl4030-usb Mpwmti,twl4030-pwmpwmledti,twl4030-pwmledMpwrbuttonti,twl4030-pwrbuttonkeypadti,twl4030-keypadmadcti,twl4030-madcMi2c@48072000 ti,omap3-i2cpH 9txrx+i2c2 disabledi2c@48060000 ti,omap3-i2cpH=txrx+i2c35defaultC eeprom@51 atmel,24c01pQlis33de@1dst,lis33dest,lis3lv02dp*8J\n    x)x8G&V&e disabledmailbox@48094000ti,omap3-mailboxmailboxpH @tdsp  spi@48098000ti,omap2-mcspipH A+mcspi1@#$%&'()* tx0rx0tx1rx1tx2rx2tx3rx3spi@4809a000ti,omap2-mcspipH B+mcspi2 +,-.tx0rx0tx1rx1spi@480b8000ti,omap2-mcspipH [+mcspi3 tx0rx0tx1rx1spi@480ba000ti,omap2-mcspipH 0+mcspi4FGtx0rx01w@480b2000 ti,omap3-1wpH :hdq1wmmc@4809c000ti,omap3-hsmmcpH Smmc1=>txrx5defaultCmmc@480b4000ti,omap3-hsmmcpH @Vmmc2/0txrx5defaultCmmc@480ad000ti,omap3-hsmmcpH ^mmc3MNtxrx disabledmmu@480bd400 ti,omap2-iommupH mmu_isp-M mmu@5d000000 ti,omap2-iommup]mmu_iva disabledwdt@48314000 ti,omap3-wdtpH1@ wd_timer2mcbsp@48074000ti,omap3-mcbsppH@mpu ;< =commontxrxMmcbsp1 txrxt{fck disabledtarget-module@480a0000ti,sysc-omap2ti,syscpH <H @H Drevsyscsysst{ick+ H rng@0 ti,omap2-rngp 4mcbsp@49022000ti,omap3-mcbsppI I mpusidetone>?=commontxrxsidetoneMmcbsp2mcbsp2_sidetone!"txrxt{fckickokayMmcbsp@49024000ti,omap3-mcbsppI@I mpusidetoneYZ=commontxrxsidetoneMmcbsp3mcbsp3_sidetonetxrxt{fckick disabledmcbsp@49026000ti,omap3-mcbsppI`mpu 67 =commontxrxMmcbsp4txrxt{fck\ disabledmcbsp@48096000ti,omap3-mcbsppH `mpu QR =commontxrxMmcbsp5txrxt{fck disabledsham@480c3000ti,omap3-shamshampH 0d1Erxtarget-module@48318000ti,sysc-omap2-timerti,syscpH1H1H1revsyscsyss' t{fckick+ H1mtimer@0ti,omap3430-timerpt{fck%Ctarget-module@49032000ti,sysc-omap2-timerti,syscpI I I revsyscsyss' t{fckick+ I timer@0ti,omap3430-timerp&timer@49034000ti,omap3430-timerpI@'timer3timer@49036000ti,omap3430-timerpI`(timer4timer@49038000ti,omap3430-timerpI)timer5timer@4903a000ti,omap3430-timerpI*timer6timer@4903c000ti,omap3430-timerpI+timer7timer@4903e000ti,omap3430-timerpI,timer8timer@49040000ti,omap3430-timerpI-timer9timer@48086000ti,omap3430-timerpH`.timer10timer@48088000ti,omap3430-timerpH/timer11target-module@48304000ti,sysc-omap2-timerti,syscpH0@H0@H0@revsyscsyss' t{fckick+ H0@timer@0ti,omap3430-timerp_usbhstll@48062000 ti,usbhs-tllpH N usb_tll_hsusbhshost@48064000ti,usbhs-hostpH@ usb_host_hs+ ehci-phyohci@48064400ti,ohci-omap3pHDLehci@48064800 ti,ehci-omappHHMgpmc@6e000000ti,omap3430-gpmcgpmcpnrxtx +*:00+,Mnand@0,0ti,omap2-nand2micron,mt29c4g96maz p APbbch8r,,",(6@R(R9(K+partition@0cSPLppartition@80000cU-Bootppartition@1c0000 cEnvironmentp$partition@280000cKernelp(partition@780000 cFilesystempethernet@gpmcsmsc,lan9221smsc,lan9115it*$  *$<(6$K9*  ! 1 ? L p ethernet@4,0smsc,lan9221smsc,lan9115it*$  *$<(6$K9*  ! 1 ? L p usb_otg_hs@480ab000ti,omap3-musbpH \]=mcdma usb_otg_hs b m u  ~  usb2-phy 2dss@48050000 ti,omap3-dsspH disabled dss_coret{fck+dispc@48050400ti,omap3-dispcpH dss_dispct{fckencoder@4804fc00 ti,omap3-dsipHH@H protophypll disabled dss_dsi1t {fcksys_clkencoder@48050800ti,omap3-rfbipH disabled dss_rfbit{fckickencoder@48050c00ti,omap3-vencpH  disabled dss_venct{fckssi-controller@48058000 ti,omap3-ssissiokpHHsysgddG=gdd_mpu+ tt  {ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-portpHHtxrxCDssi-port@4805b000ti,omap3-ssi-portpHHtxrxEFpinmux@480025d8 ti,omap3-padconfpinctrl-singlepH%$+5defaultC pinmux_hsusb2_2_pins0U   " M pinmux_w3cbw003c_2_pinsUMisp@480bc000 ti,omap3-isppH H |  il ports+bandgap@48002524pH%$ti,omap34xx-bandgap Mtarget-module@480cb000ti,sysc-omap3430-srti,syscsmartreflex_corepH $sysct {fck+ H smartreflex@0ti,omap3-smartreflex-coreptarget-module@480c9000ti,sysc-omap3430-srti,syscsmartreflex_mpu_ivapH $sysct {fck+ H smartreflex@480c9000ti,omap3-smartreflex-mpu-ivaptarget-module@50000000ti,sysc-omap2ti,syscpPrevt{fckick+ P@opp-tableoperating-points-v2-ti-cpuiMopp1-125000000 sY@  opp2-250000000 沀 g8g8g8  opp3-500000000 e OOO opp4-550000000 U txtxtx opp5-600000000 #F ppp opp6-720000000 *T ppp  thermal-zonescpu_thermal  ! /N  <memory@0dmemoryppwmleds pwm-ledsoverocovero:blue:COM Lw5 Q `mmc0soundti,omap-twl4030 vovero hsusb2_power_regregulator-fixed phsusb2_vbusLK@LK@  p Mhsusb2_phyusb-nop-xceiv  Mregulator-w3cbw003c-npoweronregulator-fixedpregulator-w3cbw003c-npoweron2Z2Z  Mregulator-w3cbw003c-wifi-nreset5defaultCregulator-fixed pregulator-w3cbw003c-wifi-nreset2Z2Z  'Mlis33-3v3-regregulator-fixedplis33-3v3-reg2Z2ZMlis33-1v8-regregulator-fixedplis33-1v8-regw@w@Mregulator-vddvarioregulator-fixed pvddvario Mregulator-vdd33aregulator-fixedpvdd33a M compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2serial0serial1serial2device_typeregclocksclock-namesclock-latencyoperating-points-v2interruptsti,hwmodsranges#pinctrl-cells#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0phandlepinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsti,bit-shiftreg-namesti,sysc-maskti,sysc-sidleti,syss-maskdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,low-power-stopti,lockti,low-power-bypassti,dividersti,sysc-midle#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedbci3v1-supplyio-channelsio-channel-namesti,use-ledsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columns#io-channel-cellsstatuspagesizeVdd-supplyVdd_IO-supplyst,click-single-xst,click-single-yst,click-single-zst,click-thresh-xst,click-thresh-yst,click-thresh-zst,irq1-clickst,irq2-clickst,wakeup-x-lost,wakeup-x-hist,wakeup-y-lost,wakeup-y-hist,wakeup-z-lost,wakeup-z-hist,min-limit-xst,min-limit-yst,min-limit-zst,max-limit-xst,max-limit-yst,max-limit-z#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csti,dual-voltpbias-supplyvmmc-supplybus-widthvqmmc-supplycap-sdio-irqnon-removable#iommu-cellsti,#tlb-entriesinterrupt-namesti,buffer-size#sound-dai-cellsti,no-reset-on-initti,no-idleti,timer-alwonassigned-clocksassigned-clock-parentsti,timer-dspti,timer-pwmti,timer-secureport2-moderemote-wakeup-connectedphysgpmc,num-csgpmc,num-waitpinslinux,mtd-namenand-bus-widthgpmc,device-widthti,nand-ecc-optgpmc,sync-clk-psgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,we-off-nsgpmc,oe-off-nsgpmc,access-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,wr-access-nsgpmc,wr-data-mux-bus-nslabelbank-widthgpmc,mux-add-datagpmc,oe-on-nsgpmc,we-on-nsgpmc,page-burst-access-nsgpmc,bus-turnaround-nsgpmc,cycle2cycle-delay-nsgpmc,cycle2cycle-samecsengpmc,cycle2cycle-diffcsenvddvario-supplyvdd33a-supplyreg-io-widthsmsc,save-mac-addressmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespoweriommusti,phy-type#thermal-sensor-cellsopp-hzopp-microvoltopp-supported-hwopp-suspendturbo-modepolling-delay-passivepolling-delaycoefficientsthermal-sensorspwmsmax-brightnesslinux,default-triggerti,modelti,mcbspgpiostartup-delay-usenable-active-highreset-gpiosvcc-supplyregulator-always-on