80( 2logicpd,dm3730-som-lv-devkitti,omap3630ti,omap3 ++7LogicPD Zoom DM3730 SOM-LV Development Kitchosenaliases=/ocp@68000000/i2c@48070000B/ocp@68000000/i2c@48072000G/ocp@68000000/i2c@48060000L/ocp@68000000/serial@4806a000T/ocp@68000000/serial@4806c000\/ocp@68000000/serial@49020000d/ocp@68000000/serial@49042000 l/displaycpus+cpu@0arm,cortex-a8ucpucpupmu@54000000arm,cortex-a8-pmuTdebugsssocti,omap-inframpu ti,omap3-mpumpuiva ti,iva2.2ivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-bush +l3_mainl4@48000000ti,omap3-l4-coresimple-bus+ Hscm@2000ti,omap3-scmsimple-bus + pinmux@30 ti,omap3-padconfpinctrl-single08+ "@]defaultkupinmux_mm3_pins0}468:upinmux_mcbsp2_pins } upinmux_uart2_pins(}DFHJhupinmux_mcspi1_pins }upinmux_hsusb2_pins0}      upinmux_hsusb_otg_pins`}rtvxz|~upinmux_i2c1_pins}upinmux_i2c2_pins}upinmux_i2c3_pins}upinmux_tsc2004_pins}Vupinmux_twl4030_pins}Aupinmux_gpio_key_pins}u pinmux_led_pins}.u"pinmux_lan9221_pins}Tupinmux_mmc1_pins@}upinmux_lcd_enable_pin}Zu$pinmux_dss_dpi_pins1}uscm_conf@270sysconsimple-busp0+ p0upbias_regulator@2b0ti,pbias-omap3ti,pbias-omappbias_mmc_omap2430pbias_mmc_omap2430w@-uclocks+mcbsp5_mux_fck@68ti,composite-mux-clock hu mcbsp5_fckti,composite-clock umcbsp1_mux_fck@4ti,composite-mux-clock u mcbsp1_fckti,composite-clock umcbsp2_mux_fck@4ti,composite-mux-clock umcbsp2_fckti,composite-clockumcbsp3_mux_fck@68ti,composite-mux-clock humcbsp3_fckti,composite-clockumcbsp4_mux_fck@68ti,composite-mux-clock humcbsp4_fckti,composite-clockuclockdomainspinmux@a00 ti,omap3-padconfpinctrl-single \+ "@]defaultkpinmux_hsusb1_reset_pin}upinmux_wl127x_gpio_pin}  upinmux_twl4030_vpins }upinmux_led_pins_wkup}$u#pinmux_backlight_pins}u'target-module@480a6000ti,sysc-omap2ti,syscH `DH `HH `Lrevsyscsyss ick+ H ` aes1@0 ti,omap3-aesP#  (txrxtarget-module@480c5000ti,sysc-omap2ti,syscH PDH PHH PLrevsyscsyss ick+ H P aes2@0 ti,omap3-aesP#AB(txrxprm@48306000 ti,omap3-prmH0`@ clocks+virt_16_8m_ck fixed-clock2Yuosc_sys_ck@d40 ti,mux-clock @usys_ck@1270ti,divider-clockBpMu$sys_clkout1@d70ti,gate-clock pdpll3_x2_ckfixed-factor-clock dodpll3_m2x2_ckfixed-factor-clock!dou#dpll4_x2_ckfixed-factor-clock"docorex2_fckfixed-factor-clock#dou%wkup_l4_ickfixed-factor-clock$douTcorex2_d3_fckfixed-factor-clock%doucorex2_d5_fckfixed-factor-clock%douclockdomainscm@48004000 ti,omap3-cmH@@clocks+dummy_apb_pclk fixed-clock2omap_32k_fck fixed-clock2uFvirt_12m_ck fixed-clock2uvirt_13m_ck fixed-clock2]@uvirt_19200000_ck fixed-clock2$uvirt_26000000_ck fixed-clock2uvirt_38_4m_ck fixed-clock2Iudpll4_ck@d00ti,omap3-dpll-per-j-type-clock$$ D 0u"dpll4_m2_ck@d48ti,divider-clock"B? HMu&dpll4_m2x2_mul_ckfixed-factor-clock&dou'dpll4_m2x2_ck@d00ti,hsdiv-gate-clock' yu(omap_96m_alwon_fckfixed-factor-clock(dou/dpll3_ck@d00ti,omap3-dpll-core-clock$$ @ 0u dpll3_m3_ck@1140ti,divider-clock B@Mu)dpll3_m3x2_mul_ckfixed-factor-clock)dou*dpll3_m3x2_ck@d00ti,hsdiv-gate-clock*  yu+emu_core_alwon_ckfixed-factor-clock+douhsys_altclk fixed-clock2u4mcbsp_clks fixed-clock2u dpll3_m2_ck@d40ti,divider-clock B @Mu!core_ckfixed-factor-clock!dou,dpll1_fck@940ti,divider-clock,B @Mu-dpll1_ck@904ti,omap3-dpll-clock$-  $ @ 4udpll1_x2_ckfixed-factor-clockdou.dpll1_x2m2_ck@944ti,divider-clock.B DMuBcm_96m_fckfixed-factor-clock/dou0omap_96m_fck@d40 ti,mux-clock0$ @uKdpll4_m3_ck@e40ti,divider-clock"B @Mu1dpll4_m3x2_mul_ckfixed-factor-clock1dou2dpll4_m3x2_ck@d00ti,hsdiv-gate-clock2 yu3omap_54m_fck@d40 ti,mux-clock34 @u>cm_96m_d2_fckfixed-factor-clock0dou5omap_48m_fck@d40 ti,mux-clock54 @u6omap_12m_fckfixed-factor-clock6douMdpll4_m4_ck@e40ti,divider-clock"B@Mu7dpll4_m4x2_mul_ckti,fixed-factor-clock7u8dpll4_m4x2_ck@d00ti,gate-clock8 yudpll4_m5_ck@f40ti,divider-clock"B?@Mu9dpll4_m5x2_mul_ckti,fixed-factor-clock9u:dpll4_m5x2_ck@d00ti,hsdiv-gate-clock: yupdpll4_m6_ck@1140ti,divider-clock"B?@Mu;dpll4_m6x2_mul_ckfixed-factor-clock;dou<dpll4_m6x2_ck@d00ti,hsdiv-gate-clock< yu=emu_per_alwon_ckfixed-factor-clock=douiclkout2_src_gate_ck@d70 ti,composite-no-wait-gate-clock, pu?clkout2_src_mux_ck@d70ti,composite-mux-clock,$0> pu@clkout2_src_ckti,composite-clock?@uAsys_clkout2@d70ti,divider-clockAB@ pmpu_ckfixed-factor-clockBdouCarm_fck@924ti,divider-clockC $Bemu_mpu_alwon_ckfixed-factor-clockCdoujl3_ick@a40ti,divider-clock,B @MuDl4_ick@a40ti,divider-clockDB @MuErm_ick@c40ti,divider-clockEB @Mgpt10_gate_fck@a00ti,composite-gate-clock$  uGgpt10_mux_fck@a40ti,composite-mux-clockF$ @uHgpt10_fckti,composite-clockGHgpt11_gate_fck@a00ti,composite-gate-clock$  uIgpt11_mux_fck@a40ti,composite-mux-clockF$ @uJgpt11_fckti,composite-clockIJcore_96m_fckfixed-factor-clockKdoummchs2_fck@a00ti,wait-gate-clock ummchs1_fck@a00ti,wait-gate-clock ui2c3_fck@a00ti,wait-gate-clock ui2c2_fck@a00ti,wait-gate-clock ui2c1_fck@a00ti,wait-gate-clock umcbsp5_gate_fck@a00ti,composite-gate-clock   u mcbsp1_gate_fck@a00ti,composite-gate-clock   u core_48m_fckfixed-factor-clock6douLmcspi4_fck@a00ti,wait-gate-clockL umcspi3_fck@a00ti,wait-gate-clockL umcspi2_fck@a00ti,wait-gate-clockL umcspi1_fck@a00ti,wait-gate-clockL uuart2_fck@a00ti,wait-gate-clockL uuart1_fck@a00ti,wait-gate-clockL  ucore_12m_fckfixed-factor-clockMdouNhdq_fck@a00ti,wait-gate-clockN ucore_l3_ickfixed-factor-clockDdouOsdrc_ick@a10ti,wait-gate-clockO ugpmc_fckfixed-factor-clockOdocore_l4_ickfixed-factor-clockEdouPmmchs2_ick@a10ti,omap3-interface-clockP ummchs1_ick@a10ti,omap3-interface-clockP uhdq_ick@a10ti,omap3-interface-clockP umcspi4_ick@a10ti,omap3-interface-clockP umcspi3_ick@a10ti,omap3-interface-clockP umcspi2_ick@a10ti,omap3-interface-clockP umcspi1_ick@a10ti,omap3-interface-clockP ui2c3_ick@a10ti,omap3-interface-clockP ui2c2_ick@a10ti,omap3-interface-clockP ui2c1_ick@a10ti,omap3-interface-clockP uuart2_ick@a10ti,omap3-interface-clockP uuart1_ick@a10ti,omap3-interface-clockP  ugpt11_ick@a10ti,omap3-interface-clockP  ugpt10_ick@a10ti,omap3-interface-clockP  umcbsp5_ick@a10ti,omap3-interface-clockP  umcbsp1_ick@a10ti,omap3-interface-clockP  uomapctrl_ick@a10ti,omap3-interface-clockP udss_tv_fck@e00ti,gate-clock>udss_96m_fck@e00ti,gate-clockKudss2_alwon_fck@e00ti,gate-clock$udummy_ck fixed-clock2gpt1_gate_fck@c00ti,composite-gate-clock$ uQgpt1_mux_fck@c40ti,composite-mux-clockF$ @uRgpt1_fckti,composite-clockQRu aes2_ick@a10ti,omap3-interface-clockP uwkup_32k_fckfixed-factor-clockFdouSgpio1_dbck@c00ti,gate-clockS usha12_ick@a10ti,omap3-interface-clockP uwdt2_fck@c00ti,wait-gate-clockS uwdt2_ick@c10ti,omap3-interface-clockT uwdt1_ick@c10ti,omap3-interface-clockT ugpio1_ick@c10ti,omap3-interface-clockT uomap_32ksync_ick@c10ti,omap3-interface-clockT ugpt12_ick@c10ti,omap3-interface-clockT ugpt1_ick@c10ti,omap3-interface-clockT uper_96m_fckfixed-factor-clock/douper_48m_fckfixed-factor-clock6douUuart3_fck@1000ti,wait-gate-clockU ugpt2_gate_fck@1000ti,composite-gate-clock$uVgpt2_mux_fck@1040ti,composite-mux-clockF$@uWgpt2_fckti,composite-clockVWu gpt3_gate_fck@1000ti,composite-gate-clock$uXgpt3_mux_fck@1040ti,composite-mux-clockF$@uYgpt3_fckti,composite-clockXYgpt4_gate_fck@1000ti,composite-gate-clock$uZgpt4_mux_fck@1040ti,composite-mux-clockF$@u[gpt4_fckti,composite-clockZ[gpt5_gate_fck@1000ti,composite-gate-clock$u\gpt5_mux_fck@1040ti,composite-mux-clockF$@u]gpt5_fckti,composite-clock\]gpt6_gate_fck@1000ti,composite-gate-clock$u^gpt6_mux_fck@1040ti,composite-mux-clockF$@u_gpt6_fckti,composite-clock^_gpt7_gate_fck@1000ti,composite-gate-clock$u`gpt7_mux_fck@1040ti,composite-mux-clockF$@uagpt7_fckti,composite-clock`agpt8_gate_fck@1000ti,composite-gate-clock$ ubgpt8_mux_fck@1040ti,composite-mux-clockF$@ucgpt8_fckti,composite-clockbcgpt9_gate_fck@1000ti,composite-gate-clock$ udgpt9_mux_fck@1040ti,composite-mux-clockF$@uegpt9_fckti,composite-clockdeper_32k_alwon_fckfixed-factor-clockFdoufgpio6_dbck@1000ti,gate-clockfugpio5_dbck@1000ti,gate-clockfugpio4_dbck@1000ti,gate-clockfugpio3_dbck@1000ti,gate-clockfugpio2_dbck@1000ti,gate-clockf uwdt3_fck@1000ti,wait-gate-clockf uper_l4_ickfixed-factor-clockEdouggpio6_ick@1010ti,omap3-interface-clockgugpio5_ick@1010ti,omap3-interface-clockgugpio4_ick@1010ti,omap3-interface-clockgugpio3_ick@1010ti,omap3-interface-clockgugpio2_ick@1010ti,omap3-interface-clockg uwdt3_ick@1010ti,omap3-interface-clockg uuart3_ick@1010ti,omap3-interface-clockg uuart4_ick@1010ti,omap3-interface-clockgugpt9_ick@1010ti,omap3-interface-clockg ugpt8_ick@1010ti,omap3-interface-clockg ugpt7_ick@1010ti,omap3-interface-clockgugpt6_ick@1010ti,omap3-interface-clockgugpt5_ick@1010ti,omap3-interface-clockgugpt4_ick@1010ti,omap3-interface-clockgugpt3_ick@1010ti,omap3-interface-clockgugpt2_ick@1010ti,omap3-interface-clockgumcbsp2_ick@1010ti,omap3-interface-clockgumcbsp3_ick@1010ti,omap3-interface-clockgumcbsp4_ick@1010ti,omap3-interface-clockgumcbsp2_gate_fck@1000ti,composite-gate-clock umcbsp3_gate_fck@1000ti,composite-gate-clock umcbsp4_gate_fck@1000ti,composite-gate-clock uemu_src_mux_ck@1140 ti,mux-clock$hij@ukemu_src_ckti,clkdm-gate-clockkulpclk_fck@1140ti,divider-clocklB@Mpclkx2_fck@1140ti,divider-clocklB@Matclk_fck@1140ti,divider-clocklB@Mtraceclk_src_fck@1140 ti,mux-clock$hij@umtraceclk_fck@1140ti,divider-clockm B@Msecure_32k_fck fixed-clock2ungpt12_fckfixed-factor-clockndou wdt1_fckfixed-factor-clockndosecurity_l4_ick2fixed-factor-clockEdouoaes1_ick@a14ti,omap3-interface-clocko urng_ick@a14ti,omap3-interface-clocko usha11_ick@a14ti,omap3-interface-clocko des1_ick@a14ti,omap3-interface-clocko cam_mclk@f00ti,gate-clockpcam_ick@f10!ti,omap3-no-wait-interface-clockEucsi2_96m_fck@f00ti,gate-clockusecurity_l3_ickfixed-factor-clockDdouqpka_ick@a14ti,omap3-interface-clockq icr_ick@a10ti,omap3-interface-clockP des2_ick@a10ti,omap3-interface-clockP mspro_ick@a10ti,omap3-interface-clockP mailboxes_ick@a10ti,omap3-interface-clockP ssi_l4_ickfixed-factor-clockEdouxsr1_fck@c00ti,wait-gate-clock$ usr2_fck@c00ti,wait-gate-clock$ usr_l4_ickfixed-factor-clockEdodpll2_fck@40ti,divider-clock,B@Murdpll2_ck@4ti,omap3-dpll-clock$r$@4usdpll2_m2_ck@44ti,divider-clocksBDMutiva2_ck@0ti,wait-gate-clocktumodem_fck@a00ti,omap3-interface-clock$ usad2d_ick@a10ti,omap3-interface-clockD umad2d_ick@a18ti,omap3-interface-clockD umspro_fck@a00ti,wait-gate-clock ssi_ssr_gate_fck_3430es2@a00 ti,composite-no-wait-gate-clock% uussi_ssr_div_fck_3430es2@a40ti,composite-divider-clock% @$uvssi_ssr_fck_3430es2ti,composite-clockuvuwssi_sst_fck_3430es2fixed-factor-clockwdouhsotgusb_ick_3430es2@a10"ti,omap3-hsotgusb-interface-clockO ussi_ick_3430es2@a10ti,omap3-ssi-interface-clockx uusim_gate_fck@c00ti,composite-gate-clockK  usys_d2_ckfixed-factor-clock$douzomap_96m_d2_fckfixed-factor-clockKdou{omap_96m_d4_fckfixed-factor-clockKdou|omap_96m_d8_fckfixed-factor-clockKdou}omap_96m_d10_fckfixed-factor-clockKdo u~dpll5_m2_d4_ckfixed-factor-clockydoudpll5_m2_d8_ckfixed-factor-clockydoudpll5_m2_d16_ckfixed-factor-clockydoudpll5_m2_d20_ckfixed-factor-clockydouusim_mux_fck@c40ti,composite-mux-clock($z{|}~ @Muusim_fckti,composite-clockusim_ick@c10ti,omap3-interface-clockT  udpll5_ck@d04ti,omap3-dpll-clock$$  $ L 4udpll5_m2_ck@d50ti,divider-clockB PMuysgx_gate_fck@b00ti,composite-gate-clock, ucore_d3_ckfixed-factor-clock,doucore_d4_ckfixed-factor-clock,doucore_d6_ckfixed-factor-clock,douomap_192m_alwon_fckfixed-factor-clock(doucore_d2_ckfixed-factor-clock,dousgx_mux_fck@b40ti,composite-mux-clock 0 @usgx_fckti,composite-clockusgx_ick@b10ti,wait-gate-clockD ucpefuse_fck@a08ti,gate-clock$ uts_fck@a08ti,gate-clockF uusbtll_fck@a08ti,wait-gate-clocky uusbtll_ick@a18ti,omap3-interface-clockP ummchs3_ick@a10ti,omap3-interface-clockP ummchs3_fck@a00ti,wait-gate-clock udss1_alwon_fck_3430es2@e00ti,dss-gate-clockudss_ick_3430es2@e10ti,omap3-dss-interface-clockEuusbhost_120m_fck@1400ti,gate-clockyuusbhost_48m_fck@1400ti,dss-gate-clock6uusbhost_ick@1410ti,omap3-dss-interface-clockEuuart4_fck@1000ti,wait-gate-clockUuclockdomainscore_l3_clkdmti,clockdomaindpll3_clkdmti,clockdomain dpll1_clkdmti,clockdomainper_clkdmti,clockdomainlemu_clkdmti,clockdomainldpll4_clkdmti,clockdomain"wkup_clkdmti,clockdomain$dss_clkdmti,clockdomaincore_l4_clkdmti,clockdomaincam_clkdmti,clockdomainiva2_clkdmti,clockdomaindpll2_clkdmti,clockdomainsd2d_clkdmti,clockdomain dpll5_clkdmti,clockdomainsgx_clkdmti,clockdomainusbhost_clkdmti,clockdomain target-module@48320000ti,sysc-omap2ti,syscH2H2 revsyscSfckick+ H2counter@0ti,omap-counter32k interrupt-controller@48200000ti,omap3-intc H utarget-module@48056000ti,sysc-omap2ti,syscH`H`,H`(revsyscsyss#   Oick+ H`dma-controller@0ti,omap3630-sdmati,omap-sdma & 3`ugpio@48310000ti,omap3-gpioH1gpio1@Rb ugpio@49050000ti,omap3-gpioIgpio2Rb ugpio@49052000ti,omap3-gpioI gpio3Rb gpio@49054000ti,omap3-gpioI@ gpio4Rb ugpio@49056000ti,omap3-gpioI`!gpio5Rb ugpio@49058000ti,omap3-gpioI"gpio6Rb serial@4806a000ti,omap3-uartH nHR#12(txrxuart12lserial@4806c000ti,omap3-uartHnIJ#34(txrxuart22l]defaultkserial@49020000ti,omap3-uartInJ#56(txrxuart32li2c@48070000 ti,omap3-i2cH8#(txrx+i2c1]defaultk2'@twl@48H fck ti,twl4030 ]defaultkaudioti,twl4030-audiocodec rtcti,twl4030-rtc bciti,twl4030-bci  vac0watchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1--uregulator-vaux2ti,twl4030-vaux2regulator-vaux3ti,twl4030-vaux3**uregulator-vaux4ti,twl4030-vaux4w@w@regulator-vdd1ti,twl4030-vdd1 ' uregulator-vdacti,twl4030-vdacw@w@regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1:0uregulator-vmmc2ti,twl4030-vmmc2:0regulator-vusb1v5ti,twl4030-vusb1v5uregulator-vusb1v8ti,twl4030-vusb1v8uregulator-vusb3v1ti,twl4030-vusb3v1uregulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2w@w@uregulator-vsimti,twl4030-vsimw@-gpioti,twl4030-gpioRb twl4030-usbti,twl4030-usb !*upwmti,twl4030-pwm5u(pwmledti,twl4030-pwmled5pwrbuttonti,twl4030-pwrbuttonkeypadti,twl4030-keypad@Pmadcti,twl4030-madccupower4ti,twl4030-power-idle-osc-offti,twl4030-power-idleui2c@48072000 ti,omap3-i2cH 9#(txrx+i2c2]defaultk2i2c@48060000 ti,omap3-i2cH=#(txrx+i2c3]defaultk2tsc2004@48 ti,tsc2004H]defaultk n@mailbox@48094000ti,omap3-mailboxmailboxH @:FXdsp j uspi@48098000ti,omap2-mcspiH A+mcspi1@##$%&'()* (tx0rx0tx1rx1tx2rx2tx3rx3]defaultkspi@4809a000ti,omap2-mcspiH B+mcspi2 #+,-.(tx0rx0tx1rx1spi@480b8000ti,omap2-mcspiH [+mcspi3 #(tx0rx0tx1rx1spi@480ba000ti,omap2-mcspiH 0+mcspi4#FG(tx0rx01w@480b2000 ti,omap3-1wH :hdq1wmmc@4809c000ti,omap3-hsmmcH Smmc1#=>(txrxnS]defaultk  mmc@480b4000ti,omap3-hsmmcH @Vmmc2#/0(txrxmmc@480ad000ti,omap3-hsmmcH ^mmc3#MN(txrxn^6k]default+wlcore@2 ti,wl1273 mmu@480bd400ti,omap2-iommuH mmu_ispummu@5d000000ti,omap2-iommu]mmu_iva "disabledwdt@48314000 ti,omap3-wdtH1@ wd_timer2mcbsp@48074000ti,omap3-mcbspH@mpu ;< )commontxrx9mcbsp1# (txrxfck "disabledtarget-module@480a0000ti,sysc-omap2ti,syscH <H @H Drevsyscsyssick+ H rng@0 ti,omap2-rng 4mcbsp@49022000ti,omap3-mcbspI I mpusidetone>?)commontxrxsidetone9mcbsp2mcbsp2_sidetone#!"(txrxfckick"okay]defaultku!mcbsp@49024000ti,omap3-mcbspI@I mpusidetoneYZ)commontxrxsidetone9mcbsp3mcbsp3_sidetone#(txrxfckick "disabledmcbsp@49026000ti,omap3-mcbspI`mpu 67 )commontxrx9mcbsp4#(txrxfckH "disabledmcbsp@48096000ti,omap3-mcbspH `mpu QR )commontxrx9mcbsp5#(txrxfck "disabledsham@480c3000ti,omap3-shamshamH 0d1#E(rxtarget-module@48318000ti,sysc-omap2-timerti,syscH1H1H1revsyscsyss'  fckick+ H1Ymtimer@0ti,omap3430-timer fck%x Ftarget-module@49032000ti,sysc-omap2-timerti,syscI I I revsyscsyss'  fckick+ I timer@0ti,omap3430-timer&timer@49034000ti,omap3430-timerI@'timer3timer@49036000ti,omap3430-timerI`(timer4timer@49038000ti,omap3430-timerI)timer5timer@4903a000ti,omap3430-timerI*timer6timer@4903c000ti,omap3430-timerI+timer7timer@4903e000ti,omap3430-timerI,timer8timer@49040000ti,omap3430-timerI-timer9timer@48086000ti,omap3430-timerH`.timer10timer@48088000ti,omap3430-timerH/timer11target-module@48304000ti,sysc-omap2-timerti,syscH0@H0@H0@revsyscsyss'  fckick+ H0@timer@0ti,omap3430-timer_xusbhstll@48062000 ti,usbhs-tllH N usb_tll_hsusbhshost@48064000ti,usbhs-hostH@ usb_host_hs+ ehci-phyohci@48064400ti,ohci-omap3HDLehci@48064800 ti,ehci-omapHHM gpmc@6e000000ti,omap3430-gpmcgpmcn#(rxtx + Rb00,u nand@0,0ti,omap2-nand   micron,mt29f4g16abbda3w-