� ���8�(t"amd,seattle-overdriveamd,seattle +87Linaro 96Boards Enterprise Edition Server (Husky) Boardinterrupt-controller@e1101000arm,gic-400arm,cortex-a15-gic=R+@c��� � �  g r�yv2m@e0080000arm,gic-v2m-frame�cytimerarm,armv8-timer0g �� � �pmuarm,armv8-pmuv3`g     smb simple-bus+r�clk100mhz_0 fixed-clock�����adl3clk_100mhzclk375mhz fixed-clock��Z ��ccpclk_375mhzclk333mhz fixed-clock���-@�sataclk_333mhzyclk500mhz_0 fixed-clock���e�pcieclk_500mhzclk500mhz_1 fixed-clock���e�dmaclk_500mhzclk250mhz_4 fixed-clock��沀�miscclk_250mhzyclk100mhz_1 fixed-clock�����uartspiclk_100mhzysata@e0300000snps,dwc-ahcic�0 gc��sata@e0d00000 �disabledsnps,dwc-ahcic�� gb��i2c@e1000000�oksnps,designware-i2cc� ge�i2c@e0050000�oksnps,designware-i2cc� gT�serial@e1010000arm,pl011arm,primecellc� gH��uartclkapb_pclkspi@e1020000�okarm,pl022arm,primecellc�� gJ� �apb_pclkspi@e1030000�okarm,pl022arm,primecellc�� gI� �apb_pclk+sdcard@0 mmc-spi-slotc1- � H)9IXlgpio@e1040000 �disabledarm,pl061arm,primecell�c�� gg=R� �apb_pclkgpio@e1050000�okarm,pl061arm,primecell�c��=R gf� �apb_pclkgpio@e0020000�okarm,pl061arm,primecell�c��=R gn� �apb_pclkgpio@e0030000�okarm,pl061arm,primecell�c��=R gm� �apb_pclkgpio@e0080000�okarm,pl061arm,primecell�c��=R gi� �apb_pclkccp@e0100000�okamd,ccp-seattle-v1ac� g��pcie@f0000000pci-host-ecam-generic+R�pci��c����� !"#��CTr��@@��okccn@e8000000 arm,ccn-504c� g|kcs@e0010000 �disabled ipmi-kcs�ipmic� g���clk250mhz_0 fixed-clock��沀�xgmacclk0_dma_250mhzyclk250mhz_1 fixed-clock��沀�xgmacclk0_ptp_250mhzyclk250mhz_2 fixed-clock��沀�xgmacclk1_dma_250mhzyclk250mhz_3 fixed-clock��沀�xgmacclk1_ptp_250mhzy xgmac@e0700000amd,xgbe-seattle-v1aPc�p�x�$�%`�%�HgEZ[\]C , < P  c u ���������dma_clkptp_clk�xgmii��y xgmac@e0900000amd,xgbe-seattle-v1aPc�����$ �%�`�%�HgDUVWXB , < P  c u �������� �dma_clkptp_clk�xgmii��y smmu@e0600000 arm,mmu-401c�`�gPPD� smmu@e0800000 arm,mmu-401c���gOOD� chosen�/smb/serial@e1010000psci arm,psci-0.2�smc compatibleinterrupt-parent#address-cells#size-cellsmodelinterrupt-controller#interrupt-cellsreginterruptsrangesphandlemsi-controllerdma-ranges#clock-cellsclock-frequencyclock-output-namesclocksdma-coherentstatusclock-namesspi-controllernum-csspi-max-frequencyvoltage-rangespl022,hierarchypl022,interfacepl022,com-modepl022,rx-level-trigpl022,tx-level-trig#gpio-cellsgpio-controlleramd,zlib-supportdevice_typebus-rangemsi-parentinterrupt-map-maskinterrupt-mapreg-sizereg-spacingamd,per-channel-interruptamd,speed-setamd,serdes-blwcamd,serdes-cdr-rateamd,serdes-pq-skewamd,serdes-tx-ampamd,serdes-dfe-tap-configamd,serdes-dfe-tap-enablemac-addressphy-mode#stream-id-cells#global-interruptsmmu-mastersstdout-pathmethod