� ��dw8^@(7^)tronsmart,orion-r68-metarockchip,rk3368 +7Rockchip Orion R68aliases=/ethernet@ff290000G/i2c@ff650000L/i2c@ff660000Q/i2c@ff140000V/i2c@ff150000[/i2c@ff160000`/i2c@ff170000e/serial@ff180000m/serial@ff190000u/serial@ff690000}/serial@ff1b0000�/serial@ff1c0000�/spi@ff110000�/spi@ff120000�/spi@ff130000cpus+cpu-mapcluster0core0�core1�core2�core3�cluster1core0�core1�core2�core3� cpu@0�cpuarm,cortex-a53arm,armv8��psci��cpu@1�cpuarm,cortex-a53arm,armv8��psci��cpu@2�cpuarm,cortex-a53arm,armv8��psci��cpu@3�cpuarm,cortex-a53arm,armv8��psci�� cpu@100�cpuarm,cortex-a53arm,armv8��psci��cpu@101�cpuarm,cortex-a53arm,armv8��psci��cpu@102�cpuarm,cortex-a53arm,armv8��psci��cpu@103�cpuarm,cortex-a53arm,armv8��psci��amba simple-bus+�dma-controller@ff250000arm,pl330arm,primecell��%@��� � apb_pclkdma-controller@ff600000arm,pl330arm,primecell��`@��� � apb_pclk�9arm-pmuarm,armv8-pmuv3`�pqrstuvw   psci arm,psci-0.2�smctimerarm,armv8-timer0� �� � �oscillator fixed-clock3n6Cxin24mVdwmmc@ff0c00000rockchip,rk3368-dw-mshcrockchip,rk3288-dw-mshc�� @c���  � D r vbiuciuciu-driveciu-sampleq � | ��reset�okay�3�������default� ��dwmmc@ff0d00000rockchip,rk3368-dw-mshcrockchip,rk3288-dw-mshc�� @c�р  � E s wbiuciuciu-driveciu-sampleq �!| ��reset �disableddwmmc@ff0f00000rockchip,rk3368-dw-mshcrockchip,rk3288-dw-mshc��@c�р  � G u ybiuciuciu-driveciu-sampleq �#| ��reset�okay��+:�default �saradc@ff100000rockchip,saradc�� �$H I [saradcapb_pclk| W �saradc-apb�okayZspi@ff110000(rockchip,rk3368-spirockchip,rk3066-spi�� A Rspiclkapb_pclk �,�default�+ �disabledspi@ff120000(rockchip,rk3368-spirockchip,rk3066-spi�� B Sspiclkapb_pclk �-�default�+ �disabledspi@ff130000(rockchip,rk3368-spirockchip,rk3066-spi�� C Tspiclkapb_pclk �)�default� !+ �disabledi2c@ff140000(rockchip,rk3368-i2crockchip,rk3288-i2c�� �>+i2c N�default�" �disabledi2c@ff150000(rockchip,rk3368-i2crockchip,rk3288-i2c�� �?+i2c O�default�# �disabledi2c@ff160000(rockchip,rk3368-i2crockchip,rk3288-i2c�� �@+i2c P�default�$ �disabledi2c@ff170000(rockchip,rk3368-i2crockchip,rk3288-i2c�� �A+i2c Q�default�% �disabledserial@ff180000&rockchip,rk3368-uartsnps,dw-apb-uart��3n6 M Ubaudclkapb_pclk �7fp �disabledserial@ff190000&rockchip,rk3368-uartsnps,dw-apb-uart��3n6 N Vbaudclkapb_pclk �8fp �disabledserial@ff1b0000&rockchip,rk3368-uartsnps,dw-apb-uart��3n6 P Xbaudclkapb_pclk �:fp �disabledserial@ff1c0000&rockchip,rk3368-uartsnps,dw-apb-uart��3n6 Q Ybaudclkapb_pclk �;fp�okay�default�&thermal-zonescpu}d���'tripscpu_alert0�$����passive�(cpu_alert1�8����passive�)cpu_crit�s�� �criticalcooling-mapsmap0�( ���������map1�) ���������gpu}d���'tripsgpu_alert0�8����passive�*gpu_crit��8�� �criticalcooling-mapsmap0�* ���������tsadc@ff280000rockchip,rk3368-tsadc��( �% H Ztsadcapb_pclk| � �tsadc-apb�initdefaultsleep�+�,�+�s �disabled�'ethernet@ff290000rockchip,rk3368-gmac��) �macirq--8  f g c � � ]Mstmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_mac�ok: J.ainputn/yrgmii�default�0 �1 � �'B@�0�usb@ff500000 generic-ehci��P � �usbhost�okayusb@ff5800002rockchip,rk3368-usbrockchip,rk3066-usbsnps,dwc2��X � �otg�otg�����@@ �okayi2c@ff650000(rockchip,rk3368-i2crockchip,rk3288-i2c��e Li2c �<�default�2+�okaysyr827@40silergy,syr827�@$vdd_cpu3,O �4g�`@���3hym8563@51haoyu,hym8563�QV3�Cxin32ki2c@ff660000(rockchip,rk3368-i2crockchip,rk3288-i2c��f �=+i2c M�default�4 �disabledpwm@ff680000(rockchip,rk3368-pwmrockchip,rk3288-pwm��h��default�5 _pwm �disabledpwm@ff680010(rockchip,rk3368-pwmrockchip,rk3288-pwm��h��default�6 _pwm �disabledpwm@ff680020(rockchip,rk3368-pwmrockchip,rk3288-pwm��h � _pwm �disabledpwm@ff680030(rockchip,rk3368-pwmrockchip,rk3288-pwm��h0��default�7 _pwm �disabledserial@ff690000&rockchip,rk3368-uartsnps,dw-apb-uart��i O Wbaudclkapb_pclk �9�default�8fp�okaymbox@ff6b0000rockchip,rk3368-mailbox��k0����� E pclk_mailbox� �disabledsyscon@ff738000)rockchip,rk3368-pmugrfsysconsimple-mfd��s��<io-domains&rockchip,rk3368-pmu-io-voltage-domain �disabledreboot-modesyscon-reboot-mode��RB��RB��RB�  RB�clock-controller@ff760000rockchip,rk3368-cru��v--V� syscon@ff770000&rockchip,rk3368-grfsysconsimple-mfd��w�-io-domains"rockchip,rk3368-io-voltage-domain �disabledwatchdog@ff800000 rockchip,rk3368-wdtsnps,dw-wdt��� p �O�okaytimer@ff810000,rockchip,rk3368-timerrockchip,rk3288-timer���  �Bspdif@ff880000rockchip,rk3368-spdif��� �6 S � mclkhclk&9+tx�default�: �disabledi2s-2ch@ff890000(rockchip,rk3368-i2srockchip,rk3066-i2s��� �(i2s_clki2s_hclk T �&99+txrx �disabledi2s-8ch@ff898000(rockchip,rk3368-i2srockchip,rk3066-i2s���� �5i2s_clki2s_hclk R �&99+txrx�default�; �disablediommu@ff900800rockchip,iommu��� �iep_mmu � � aclkiface5 �disablediommu@ff914000rockchip,iommu ���@��P �isp_mmu � � aclkiface5B �disablediommu@ff930300rockchip,iommu��� �vop_mmu � � aclkiface5 �disablediommu@ff9a0440rockchip,iommu ���@@���@ �  hevc_mmu � � aclkiface5 �disablediommu@ff9a0800rockchip,iommu����  vepu_mmuvdpu_mmu � � aclkiface5 �disabledefuse@ffb00000rockchip,rk3368-efuse��� + q pclk_efusecpu-leakage@17�temp-adjust@1f�interrupt-controller@ffb71000 arm,gic-400]r@����� ��@ ��`  � ��pinctrlrockchip,rk3368-pinctrl--�<+�gpio0@ff750000rockchip,gpio-bank��u @ �Q��]r�Fgpio1@ff780000rockchip,gpio-bank��x A �R��]rgpio2@ff790000rockchip,gpio-bank��y B �S��]r�Dgpio3@ff7a0000rockchip,gpio-bank��z C �T��]r�1pcfg-pull-up��?pcfg-pull-down��Bpcfg-pull-none��@pcfg-pull-none-12ma�� �Aemmcemmc-clk�=�emmc-cmd�>�emmc-pwr�?emmc-bus1�?emmc-bus4@�????emmc-bus8��>>>>>>>>�emmc-reset�@�Cgmacrgmii-pins��@@@A A AAA A@@@@@@�0rmii-pins��@@@A A A@@@@i2c0i2c0-xfer �@@�2i2c1i2c1-xfer �@@�4i2c2i2c2-xfer � @@�"i2c3i2c3-xfer �@@�#i2c4i2c4-xfer �@@�$i2c5i2c5-xfer �@@�%i2si2s-8ch-bus�� @ @@@@@@@@�;pwm0pwm0-pin�@�5pwm1pwm1-pin�@�6pwm3pwm3-pin�@�7sdio0sdio0-bus1�?sdio0-bus4@�????sdio0-cmd�?sdio0-clk�@sdio0-cd�?sdio0-wp�?sdio0-pwr�?sdio0-bkpwr�?sdio0-int�?sdmmcsdmmc-clk� =� sdmmc-cmd� >� sdmmc-cd� >� sdmmc-bus1�>sdmmc-bus4@�>>>>�spdifspdif-tx�@�:spi0spi0-clk�?�spi0-cs0�?�spi0-cs1�?spi0-tx�?�spi0-rx�?�spi1spi1-clk�?�spi1-cs0�?�spi1-cs1�?spi1-rx�?�spi1-tx�?�spi2spi2-clk� ?�spi2-cs0� ?�!spi2-rx� ?� spi2-tx� ?�tsadcotp-gpio�@�+otp-out�@�,uart0uart0-xfer �?@uart0-cts�@uart0-rts�@uart1uart1-xfer �?@uart1-cts�@uart1-rts�@uart2uart2-xfer �?@�8uart3uart3-xfer �?@uart3-cts�@uart3-rts�@uart4uart4-xfer �?@�&uart4-cts�@uart4-rts�@pcfg-pull-none-drv-8ma���=pcfg-pull-up-drv-8ma���>keyspwr-key�B�Eledsstby-pwren� @�Hled-ctl�@�Gusbhost-vbus-drv�@�Ichosen�serial2:115200n8memory�memory��emmc-pwrseqmmc-pwrseq-emmc�C�default �D�external-gmac-clock fixed-clockV3sY@ Cext_gmac�.gpio-keys gpio-keys�default�Epower  F GPIO Powertgpio-leds gpio-ledsred 1orion:red:led�default�G)onblue F orion:blue:led�default�H)offvcc18-regulatorregulator-fixed$vcc_18Ow@gw@���3�vcc-host-regulatorregulator-fixed �F�default�I $vcc_host���3vcc-io-regulatorregulator-fixed$vcc_ioO2Z�g2Z����3�Jvcc-lan-regulatorregulator-fixed$vcc_lanO2Z�g2Z����J�/vcc-sd-regulatorregulator-fixed$vcc_sd �1 Ow@g2Z��J�vcc-sys-regulatorregulator-fixed$vcc_sysOLK@gLK@���3vcc-io-sd-regulatorregulator-fixed $vccio_sdOw@g2Z����J�vccio-wl-regulatorregulator-fixed $vccio_wlO2Z�g2Z����Jvdd-10-regulatorregulator-fixed$vdd_10OB@gB@���3 compatibleinterrupt-parent#address-cells#size-cellsmodelethernet0i2c0i2c1i2c2i2c3i2c4i2c5serial0serial1serial2serial3serial4spi0spi1spi2cpudevice_typeregenable-method#cooling-cellsphandlerangesinterrupts#dma-cellsarm,pl330-broken-no-flushpclocksclock-namesinterrupt-affinityclock-frequencyclock-output-names#clock-cellsmax-frequencyfifo-depthresetsreset-namesstatusbus-widthcap-sd-highspeedcard-detect-delaypinctrl-namespinctrl-0vmmc-supplyvqmmc-supplycap-mmc-highspeeddisable-wpmmc-pwrseqmmc-hs200-1_2vmmc-hs200-1_8vnon-removable#io-channel-cellsvref-supplyreg-shiftreg-io-widthpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicepinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,hw-tshut-tempinterrupt-namesrockchip,grfassigned-clocksassigned-clock-parentsclock_in_outphy-supplyphy-modesnps,reset-gpiosnps,reset-active-lowsnps,reset-delays-ustx_delayrx_delaydr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizefcs,suspend-voltage-selectorregulator-nameregulator-enable-ramp-delayregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-always-onregulator-boot-onvin-supply#pwm-cells#mbox-cellsoffsetmode-normalmode-recoverymode-bootloadermode-loader#reset-cellsdmasdma-names#iommu-cellsrockchip,disable-mmu-resetinterrupt-controller#interrupt-cellsrockchip,pmugpio-controller#gpio-cellsbias-pull-upbias-pull-downbias-disabledrive-strengthrockchip,pinsstdout-pathreset-gpioswakeup-sourcelabellinux,codedefault-state