� ����8�X( <� Egumstix,omap3-overo-tobiduogumstix,omap3-overoti,omap3430ti,omap3 +"7OMAP35xx Gumstix Overo on TobiDuochosenaliases=/ocp@68000000/i2c@48070000B/ocp@68000000/i2c@48072000G/ocp@68000000/i2c@48060000L/ocp@68000000/mmc@4809c000Q/ocp@68000000/mmc@480b4000V/ocp@68000000/mmc@480ad000[/ocp@68000000/serial@4806a000c/ocp@68000000/serial@4806c000k/ocp@68000000/serial@49020000cpus+cpu@0arm,cortex-a8scpu��cpu���(��H��Аg8� O�dp`� '��ppmu@54000000arm,cortex-a8-pmuT���debugsssocti,omap-inframpu ti,omap3-mpu�mpuiva ti,iva2.2�ivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-bush� +��l3_mainl4@48000000ti,omap3-l4-coresimple-bus+ �Hscm@2000ti,omap3-scmsimple-bus + � pinmux@30 ti,omap3-padconfpinctrl-single08+���$�AdefaultOY�pinmux_uart2_pins a<>@BY�pinmux_i2c1_pinsa��Y�pinmux_mmc1_pins0aY�pinmux_mmc2_pins0a(*,.02Y�pinmux_w3cbw003c_pinsa�lY pinmux_hsusb2_pins@a� � � � � � ��Ypinmux_twl4030_pinsa�AY�pinmux_i2c3_pinsa��Y�pinmux_uart3_pinsanpY�scm_conf@270sysconsimple-busp0+ �p0Ypbias_regulator@2b0ti,pbias-omap3ti,pbias-omap�upbias_mmc_omap2430|pbias_mmc_omap2430�w@�-��Y�clocks+mcbsp5_mux_fck@68�ti,composite-mux-clock��hYmcbsp5_fck�ti,composite-clock�Y�mcbsp1_mux_fck@4�ti,composite-mux-clock��Y mcbsp1_fck�ti,composite-clock� Y�mcbsp2_mux_fck@4�ti,composite-mux-clock� �Y mcbsp2_fck�ti,composite-clock� Y�mcbsp3_mux_fck@68�ti,composite-mux-clock� hYmcbsp3_fck�ti,composite-clock�Y�mcbsp4_mux_fck@68�ti,composite-mux-clock� �hYmcbsp4_fck�ti,composite-clock�Y�clockdomainspinmux@a00 ti,omap3-padconfpinctrl-single \+���$�pinmux_twl4030_vpins aY�aes@480c5000 ti,omap3-aes�aesH PP��AB�txrxprm@48306000 ti,omap3-prmH0`@� clocks+virt_16_8m_ck� fixed-clock�YYosc_sys_ck@d40� ti,mux-clock� @Ysys_ck@1270�ti,divider-clock���p�Ysys_clkout1@d70�ti,gate-clock� p�dpll3_x2_ck�fixed-factor-clock�!dpll3_m2x2_ck�fixed-factor-clock�!Ydpll4_x2_ck�fixed-factor-clock�!corex2_fck�fixed-factor-clock�!Ywkup_l4_ick�fixed-factor-clock�!YNcorex2_d3_fck�fixed-factor-clock�!Y�corex2_d5_fck�fixed-factor-clock�!Y�clockdomainscm@48004000 ti,omap3-cmH@@clocks+dummy_apb_pclk� fixed-clock�omap_32k_fck� fixed-clock��Y@virt_12m_ck� fixed-clock��Yvirt_13m_ck� fixed-clock��]@Yvirt_19200000_ck� fixed-clock�$�Yvirt_26000000_ck� fixed-clock����Yvirt_38_4m_ck� fixed-clock�I�Ydpll4_ck@d00�ti,omap3-dpll-per-clock� D 0Ydpll4_m2_ck@d48�ti,divider-clock��? H�Y dpll4_m2x2_mul_ck�fixed-factor-clock� !Y!dpll4_m2x2_ck@d00�ti,gate-clock�!� +Y"omap_96m_alwon_fck�fixed-factor-clock�"!Y)dpll3_ck@d00�ti,omap3-dpll-core-clock� @ 0Ydpll3_m3_ck@1140�ti,divider-clock���@�Y#dpll3_m3x2_mul_ck�fixed-factor-clock�#!Y$dpll3_m3x2_ck@d00�ti,gate-clock�$�  +Y%emu_core_alwon_ck�fixed-factor-clock�%!Ybsys_altclk� fixed-clock�Y.mcbsp_clks� fixed-clock�Ydpll3_m2_ck@d40�ti,divider-clock��� @�Ycore_ck�fixed-factor-clock�!Y&dpll1_fck@940�ti,divider-clock�&�� @�Y'dpll1_ck@904�ti,omap3-dpll-clock�'  $ @ 4Ydpll1_x2_ck�fixed-factor-clock�!Y(dpll1_x2m2_ck@944�ti,divider-clock�(� D�Y<cm_96m_fck�fixed-factor-clock�)!Y*omap_96m_fck@d40� ti,mux-clock�*� @YEdpll4_m3_ck@e40�ti,divider-clock��� @�Y+dpll4_m3x2_mul_ck�fixed-factor-clock�+!Y,dpll4_m3x2_ck@d00�ti,gate-clock�,� +Y-omap_54m_fck@d40� ti,mux-clock�-.� @Y8cm_96m_d2_fck�fixed-factor-clock�*!Y/omap_48m_fck@d40� ti,mux-clock�/.� @Y0omap_12m_fck�fixed-factor-clock�0!YGdpll4_m4_ck@e40�ti,divider-clock�� @�Y1dpll4_m4x2_mul_ck�ti,fixed-factor-clock�1AO\Y2dpll4_m4x2_ck@d00�ti,gate-clock�2� +\Y�dpll4_m5_ck@f40�ti,divider-clock��?@�Y3dpll4_m5x2_mul_ck�ti,fixed-factor-clock�3AO\Y4dpll4_m5x2_ck@d00�ti,gate-clock�4� +\Yjdpll4_m6_ck@1140�ti,divider-clock���?@�Y5dpll4_m6x2_mul_ck�fixed-factor-clock�5!Y6dpll4_m6x2_ck@d00�ti,gate-clock�6� +Y7emu_per_alwon_ck�fixed-factor-clock�7!Ycclkout2_src_gate_ck@d70� ti,composite-no-wait-gate-clock�&� pY9clkout2_src_mux_ck@d70�ti,composite-mux-clock�&*8 pY:clkout2_src_ck�ti,composite-clock�9:Y;sys_clkout2@d70�ti,divider-clock�;��@ pompu_ck�fixed-factor-clock�<!Y=arm_fck@924�ti,divider-clock�= $�emu_mpu_alwon_ck�fixed-factor-clock�=!Ydl3_ick@a40�ti,divider-clock�&� @�Y>l4_ick@a40�ti,divider-clock�>�� @�Y?rm_ick@c40�ti,divider-clock�?�� @�gpt10_gate_fck@a00�ti,composite-gate-clock��  YAgpt10_mux_fck@a40�ti,composite-mux-clock�@� @YBgpt10_fck�ti,composite-clock�ABgpt11_gate_fck@a00�ti,composite-gate-clock��  YCgpt11_mux_fck@a40�ti,composite-mux-clock�@� @YDgpt11_fck�ti,composite-clock�CDcore_96m_fck�fixed-factor-clock�E!Ymmchs2_fck@a00�ti,wait-gate-clock� �Y�mmchs1_fck@a00�ti,wait-gate-clock� �Y�i2c3_fck@a00�ti,wait-gate-clock� �Y�i2c2_fck@a00�ti,wait-gate-clock� �Y�i2c1_fck@a00�ti,wait-gate-clock� �Y�mcbsp5_gate_fck@a00�ti,composite-gate-clock��  Ymcbsp1_gate_fck@a00�ti,composite-gate-clock��  Y core_48m_fck�fixed-factor-clock�0!YFmcspi4_fck@a00�ti,wait-gate-clock�F �Y�mcspi3_fck@a00�ti,wait-gate-clock�F �Y�mcspi2_fck@a00�ti,wait-gate-clock�F �Y�mcspi1_fck@a00�ti,wait-gate-clock�F �Y�uart2_fck@a00�ti,wait-gate-clock�F �Y�uart1_fck@a00�ti,wait-gate-clock�F � Y�core_12m_fck�fixed-factor-clock�G!YHhdq_fck@a00�ti,wait-gate-clock�H �Y�core_l3_ick�fixed-factor-clock�>!YIsdrc_ick@a10�ti,wait-gate-clock�I �Y�gpmc_fck�fixed-factor-clock�I!core_l4_ick�fixed-factor-clock�?!YJmmchs2_ick@a10�ti,omap3-interface-clock�J �Y�mmchs1_ick@a10�ti,omap3-interface-clock�J �Y�hdq_ick@a10�ti,omap3-interface-clock�J �Y�mcspi4_ick@a10�ti,omap3-interface-clock�J �Y�mcspi3_ick@a10�ti,omap3-interface-clock�J �Y�mcspi2_ick@a10�ti,omap3-interface-clock�J �Y�mcspi1_ick@a10�ti,omap3-interface-clock�J �Y�i2c3_ick@a10�ti,omap3-interface-clock�J �Y�i2c2_ick@a10�ti,omap3-interface-clock�J �Y�i2c1_ick@a10�ti,omap3-interface-clock�J �Y�uart2_ick@a10�ti,omap3-interface-clock�J �Y�uart1_ick@a10�ti,omap3-interface-clock�J � Y�gpt11_ick@a10�ti,omap3-interface-clock�J � Y�gpt10_ick@a10�ti,omap3-interface-clock�J � Y�mcbsp5_ick@a10�ti,omap3-interface-clock�J � Y�mcbsp1_ick@a10�ti,omap3-interface-clock�J � Y�omapctrl_ick@a10�ti,omap3-interface-clock�J �Y�dss_tv_fck@e00�ti,gate-clock�8�Y�dss_96m_fck@e00�ti,gate-clock�E�Y�dss2_alwon_fck@e00�ti,gate-clock��Y�dummy_ck� fixed-clock�gpt1_gate_fck@c00�ti,composite-gate-clock�� YKgpt1_mux_fck@c40�ti,composite-mux-clock�@ @YLgpt1_fck�ti,composite-clock�KLaes2_ick@a10�ti,omap3-interface-clock�J� Y�wkup_32k_fck�fixed-factor-clock�@!YMgpio1_dbck@c00�ti,gate-clock�M �Y�sha12_ick@a10�ti,omap3-interface-clock�J �Y�wdt2_fck@c00�ti,wait-gate-clock�M �Y�wdt2_ick@c10�ti,omap3-interface-clock�N �Y�wdt1_ick@c10�ti,omap3-interface-clock�N �Y�gpio1_ick@c10�ti,omap3-interface-clock�N �Y�omap_32ksync_ick@c10�ti,omap3-interface-clock�N �Y�gpt12_ick@c10�ti,omap3-interface-clock�N �Y�gpt1_ick@c10�ti,omap3-interface-clock�N �Y�per_96m_fck�fixed-factor-clock�)!Y per_48m_fck�fixed-factor-clock�0!YOuart3_fck@1000�ti,wait-gate-clock�O� Y�gpt2_gate_fck@1000�ti,composite-gate-clock��YPgpt2_mux_fck@1040�ti,composite-mux-clock�@@YQgpt2_fck�ti,composite-clock�PQgpt3_gate_fck@1000�ti,composite-gate-clock��YRgpt3_mux_fck@1040�ti,composite-mux-clock�@�@YSgpt3_fck�ti,composite-clock�RSgpt4_gate_fck@1000�ti,composite-gate-clock��YTgpt4_mux_fck@1040�ti,composite-mux-clock�@�@YUgpt4_fck�ti,composite-clock�TUgpt5_gate_fck@1000�ti,composite-gate-clock��YVgpt5_mux_fck@1040�ti,composite-mux-clock�@�@YWgpt5_fck�ti,composite-clock�VWgpt6_gate_fck@1000�ti,composite-gate-clock��YXgpt6_mux_fck@1040�ti,composite-mux-clock�@�@YYgpt6_fck�ti,composite-clock�XYgpt7_gate_fck@1000�ti,composite-gate-clock��YZgpt7_mux_fck@1040�ti,composite-mux-clock�@�@Y[gpt7_fck�ti,composite-clock�Z[gpt8_gate_fck@1000�ti,composite-gate-clock�� Y\gpt8_mux_fck@1040�ti,composite-mux-clock�@�@Y]gpt8_fck�ti,composite-clock�\]gpt9_gate_fck@1000�ti,composite-gate-clock�� Y^gpt9_mux_fck@1040�ti,composite-mux-clock�@�@Y_gpt9_fck�ti,composite-clock�^_per_32k_alwon_fck�fixed-factor-clock�@!Y`gpio6_dbck@1000�ti,gate-clock�`�Y�gpio5_dbck@1000�ti,gate-clock�`�Y�gpio4_dbck@1000�ti,gate-clock�`�Y�gpio3_dbck@1000�ti,gate-clock�`�Y�gpio2_dbck@1000�ti,gate-clock�`� Y�wdt3_fck@1000�ti,wait-gate-clock�`� Y�per_l4_ick�fixed-factor-clock�?!Yagpio6_ick@1010�ti,omap3-interface-clock�a�Y�gpio5_ick@1010�ti,omap3-interface-clock�a�Y�gpio4_ick@1010�ti,omap3-interface-clock�a�Y�gpio3_ick@1010�ti,omap3-interface-clock�a�Y�gpio2_ick@1010�ti,omap3-interface-clock�a� Y�wdt3_ick@1010�ti,omap3-interface-clock�a� Y�uart3_ick@1010�ti,omap3-interface-clock�a� Y�uart4_ick@1010�ti,omap3-interface-clock�a�Y�gpt9_ick@1010�ti,omap3-interface-clock�a� Y�gpt8_ick@1010�ti,omap3-interface-clock�a� Y�gpt7_ick@1010�ti,omap3-interface-clock�a�Y�gpt6_ick@1010�ti,omap3-interface-clock�a�Y�gpt5_ick@1010�ti,omap3-interface-clock�a�Y�gpt4_ick@1010�ti,omap3-interface-clock�a�Y�gpt3_ick@1010�ti,omap3-interface-clock�a�Y�gpt2_ick@1010�ti,omap3-interface-clock�a�Y�mcbsp2_ick@1010�ti,omap3-interface-clock�a�Y�mcbsp3_ick@1010�ti,omap3-interface-clock�a�Y�mcbsp4_ick@1010�ti,omap3-interface-clock�a�Y�mcbsp2_gate_fck@1000�ti,composite-gate-clock��Y mcbsp3_gate_fck@1000�ti,composite-gate-clock��Ymcbsp4_gate_fck@1000�ti,composite-gate-clock��Yemu_src_mux_ck@1140� ti,mux-clock�bcd@Yeemu_src_ck�ti,clkdm-gate-clock�eYfpclk_fck@1140�ti,divider-clock�f��@�pclkx2_fck@1140�ti,divider-clock�f��@�atclk_fck@1140�ti,divider-clock�f��@�traceclk_src_fck@1140� ti,mux-clock�bcd�@Ygtraceclk_fck@1140�ti,divider-clock�g� �@�secure_32k_fck� fixed-clock��Yhgpt12_fck�fixed-factor-clock�h!wdt1_fck�fixed-factor-clock�h!security_l4_ick2�fixed-factor-clock�?!Yiaes1_ick@a14�ti,omap3-interface-clock�i� rng_ick@a14�ti,omap3-interface-clock�i �sha11_ick@a14�ti,omap3-interface-clock�i �des1_ick@a14�ti,omap3-interface-clock�i �cam_mclk@f00�ti,gate-clock�j�\cam_ick@f10�!ti,omap3-no-wait-interface-clock�?�Y�csi2_96m_fck@f00�ti,gate-clock��Y�security_l3_ick�fixed-factor-clock�>!Ykpka_ick@a14�ti,omap3-interface-clock�k �icr_ick@a10�ti,omap3-interface-clock�J �des2_ick@a10�ti,omap3-interface-clock�J �mspro_ick@a10�ti,omap3-interface-clock�J �mailboxes_ick@a10�ti,omap3-interface-clock�J �ssi_l4_ick�fixed-factor-clock�?!Yrsr1_fck@c00�ti,wait-gate-clock� �Ysr2_fck@c00�ti,wait-gate-clock� �Ysr_l4_ick�fixed-factor-clock�?!dpll2_fck@40�ti,divider-clock�&��@�Yldpll2_ck@4�ti,omap3-dpll-clock�l$@4���Ymdpll2_m2_ck@44�ti,divider-clock�m�D�Yniva2_ck@0�ti,wait-gate-clock�n�Y�modem_fck@a00�ti,omap3-interface-clock� �Y�sad2d_ick@a10�ti,omap3-interface-clock�> �Y�mad2d_ick@a18�ti,omap3-interface-clock�> �Y�mspro_fck@a00�ti,wait-gate-clock� �ssi_ssr_gate_fck_3430es2@a00� ti,composite-no-wait-gate-clock�� Yossi_ssr_div_fck_3430es2@a40�ti,composite-divider-clock�� @$�Ypssi_ssr_fck_3430es2�ti,composite-clock�opYqssi_sst_fck_3430es2�fixed-factor-clock�q!Yhsotgusb_ick_3430es2@a10�"ti,omap3-hsotgusb-interface-clock�I �Y�ssi_ick_3430es2@a10�ti,omap3-ssi-interface-clock�r �Yusim_gate_fck@c00�ti,composite-gate-clock�E�  Y}sys_d2_ck�fixed-factor-clock�!Ytomap_96m_d2_fck�fixed-factor-clock�E!Yuomap_96m_d4_fck�fixed-factor-clock�E!Yvomap_96m_d8_fck�fixed-factor-clock�E!Ywomap_96m_d10_fck�fixed-factor-clock�E! Yxdpll5_m2_d4_ck�fixed-factor-clock�s!Yydpll5_m2_d8_ck�fixed-factor-clock�s!Yzdpll5_m2_d16_ck�fixed-factor-clock�s!Y{dpll5_m2_d20_ck�fixed-factor-clock�s!Y|usim_mux_fck@c40�ti,composite-mux-clock(�tuvwxyz{|� @�Y~usim_fck�ti,composite-clock�}~usim_ick@c10�ti,omap3-interface-clock�N � Y�dpll5_ck@d04�ti,omap3-dpll-clock�  $ L 4��Ydpll5_m2_ck@d50�ti,divider-clock�� P�Yssgx_gate_fck@b00�ti,composite-gate-clock�&� Y�core_d3_ck�fixed-factor-clock�&!Y�core_d4_ck�fixed-factor-clock�&!Y�core_d6_ck�fixed-factor-clock�&!Y�omap_192m_alwon_fck�fixed-factor-clock�"!Y�core_d2_ck�fixed-factor-clock�&!Y�sgx_mux_fck@b40�ti,composite-mux-clock ����*���� @Y�sgx_fck�ti,composite-clock���sgx_ick@b10�ti,wait-gate-clock�> �Y�cpefuse_fck@a08�ti,gate-clock� �Y�ts_fck@a08�ti,gate-clock�@ �Y�usbtll_fck@a08�ti,wait-gate-clock�s �Y�usbtll_ick@a18�ti,omap3-interface-clock�J �Y�mmchs3_ick@a10�ti,omap3-interface-clock�J �Y�mmchs3_fck@a00�ti,wait-gate-clock� �Y�dss1_alwon_fck_3430es2@e00�ti,dss-gate-clock���\Y�dss_ick_3430es2@e10�ti,omap3-dss-interface-clock�?�Y�usbhost_120m_fck@1400�ti,gate-clock�s�Y�usbhost_48m_fck@1400�ti,dss-gate-clock�0�Y�usbhost_ick@1410�ti,omap3-dss-interface-clock�?�Y�clockdomainscore_l3_clkdmti,clockdomain���dpll3_clkdmti,clockdomain�dpll1_clkdmti,clockdomain�per_clkdmti,clockdomainh���������������������������emu_clkdmti,clockdomain�fdpll4_clkdmti,clockdomain�wkup_clkdmti,clockdomain$����������dss_clkdmti,clockdomain������core_l4_clkdmti,clockdomain���������������������������������������cam_clkdmti,clockdomain���iva2_clkdmti,clockdomain��dpll2_clkdmti,clockdomain�md2d_clkdmti,clockdomain ����dpll5_clkdmti,clockdomain�sgx_clkdmti,clockdomain��usbhost_clkdmti,clockdomain ����counter@48320000ti,omap-counter32kH2  �counter_32kinterrupt-controller@48200000ti,omap3-intc��H Ydma-controller@48056000"ti,omap3630-sdmati,omap3430-sdmaH`� �� �`�dmaYgpio@48310000ti,omap3-gpioH1��gpio1����Ygpio@49050000ti,omap3-gpioI��gpio2���Y gpio@49052000ti,omap3-gpioI ��gpio3���Ygpio@49054000ti,omap3-gpioI@� �gpio4���gpio@49056000ti,omap3-gpioI`�!�gpio5���gpio@49058000ti,omap3-gpioI��"�gpio6���Y�serial@4806a000ti,omap3-uartH� H�12�txrx�uart1��lserial@4806c000ti,omap3-uartH�I�34�txrx�uart2��lAdefaultO�serial@49020000ti,omap3-uartIJ�n�56�txrx�uart3��lAdefaultO�i2c@48070000 ti,omap3-i2cH��8��txrx+�i2c1AdefaultO��'�@twl@48H�  ti,twl4030��AdefaultO��audioti,twl4030-audiocodecrtcti,twl4030-rtc� bciti,twl4030-bci� &�4� @vacwatchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2regulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1� '�� regulator-vdacti,twl4030-vdac�w@�w@regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1�:��0�Y�regulator-vmmc2ti,twl4030-vmmc2�:��0�regulator-vusb1v5ti,twl4030-vusb1v5Y�regulator-vusb1v8ti,twl4030-vusb1v8Y�regulator-vusb3v1ti,twl4030-vusb3v1Y�regulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2�w@�w@regulator-vsimti,twl4030-vsim�w@�-��gpioti,twl4030-gpio���Qtwl4030-usbti,twl4030-usb� ]�k�y���Ypwmti,twl4030-pwm�pwmledti,twl4030-pwmled�Y pwrbuttonti,twl4030-pwrbutton�keypadti,twl4030-keypad���madcti,twl4030-madc��Y�i2c@48072000 ti,omap3-i2cH ��9��txrx+�i2c2 �disabledi2c@48060000 ti,omap3-i2cH��=��txrx+�i2c3AdefaultO����eeprom@51 atmel,24c01Q�lis33de@1dst,lis33dest,lis3lv02d����(: L ^ p~�������x�x�&"&1� �disabledmailbox@48094000ti,omap3-mailbox�mailboxH @�@L^dsp p {spi@48098000ti,omap2-mcspiH ��A+�mcspi1�@�#$%&'()* �tx0rx0tx1rx1tx2rx2tx3rx3spi@4809a000ti,omap2-mcspiH ��B+�mcspi2� �+,-.�tx0rx0tx1rx1spi@480b8000ti,omap2-mcspiH ��[+�mcspi3� ��tx0rx0tx1rx1spi@480ba000ti,omap2-mcspiH ��0+�mcspi4��FG�tx0rx01w@480b2000 ti,omap3-1wH �:�hdq1wmmc@4809c000ti,omap3-hsmmcH ��S�mmc1��=>�txrx��AdefaultO����mmc@480b4000ti,omap3-hsmmcH @�V�mmc2�/0�txrxAdefaultO��������mmc@480ad000ti,omap3-hsmmcH ��^�mmc3�MN�txrx �disabledmmu@480bd400�ti,omap2-iommuH ����mmu_isp�Ymmu@5d000000�ti,omap2-iommu]���mmu_iva �disabledwdt@48314000 ti,omap3-wdtH1@� �wd_timer2mcbsp@48074000ti,omap3-mcbspH@� mpu �;< commontxrx#��mcbsp1� �txrx���fck �disabledmcbsp@49022000ti,omap3-mcbspI �I��  mpusidetone�>?commontxrxsidetone#�mcbsp2mcbsp2_sidetone�!"�txrx����fckick�okayY mcbsp@49024000ti,omap3-mcbspI@�I��  mpusidetone�YZcommontxrxsidetone#��mcbsp3mcbsp3_sidetone��txrx����fckick �disabledmcbsp@49026000ti,omap3-mcbspI`� mpu �67 commontxrx#��mcbsp4��txrx���fck2 �disabledmcbsp@48096000ti,omap3-mcbspH `� mpu �QR commontxrx#��mcbsp5��txrx���fck �disabledsham@480c3000ti,omap3-sham�shamH 0d�1�E�rxtimer@48318000ti,omap3430-timerH1��%�timer1Ctimer@49032000ti,omap3430-timerI �&�timer2timer@49034000ti,omap3430-timerI@�'�timer3timer@49036000ti,omap3430-timerI`�(�timer4timer@49038000ti,omap3430-timerI��)�timer5Rtimer@4903a000ti,omap3430-timerI��*�timer6Rtimer@4903c000ti,omap3430-timerI��+�timer7Rtimer@4903e000ti,omap3430-timerI��,�timer8_Rtimer@49040000ti,omap3430-timerI�-�timer9_timer@48086000ti,omap3430-timerH`�.�timer10_timer@48088000ti,omap3430-timerH��/�timer11_timer@48304000ti,omap3430-timerH0@�_�timer12Clusbhstll@48062000 ti,usbhs-tllH �N �usb_tll_hsusbhshost@48064000ti,usbhs-hostH@ �usb_host_hs+� |ehci-phyohci@48064400ti,ohci-omap3HD�L�ehci@48064800 ti,ehci-omapHH�M��gpmc@6e000000ti,omap3430-gpmc�gpmcn����rxtx��+���0�0+,Y�nand@0,0ti,omap2-nand�micron,mt29c4g96maz  �����bch8!,3,ET"g,z(�6�@�R�R�(�+partition@0�SPLpartition@80000�U-Bootpartition@1c0000 �Environment$partition@280000�Kernel(�partition@780000 �Filesystem�ethernet@gpmcsmsc,lan9221smsc,lan9115�!*3$ET g �*$z$�<�6�$2Lc��*}������� � ��ethernet@4,0smsc,lan9221smsc,lan9115�!*3$ET g �*$z$�<�6�$2Lc��*}������� � �usb_otg_hs@480ab000ti,omap3-musbH ��\]mcdma �usb_otg_hs��    � %usb2-phy� /2dss@48050000 ti,omap3-dssH �disabled �dss_core���fck+�dispc@48050400ti,omap3-dispcH� �dss_dispc���fckencoder@4804fc00 ti,omap3-dsiH�H�@H�  protophypll� �disabled �dss_dsi1��� �fcksys_clkencoder@48050800ti,omap3-rfbiH �disabled �dss_rfbi����fckickencoder@48050c00ti,omap3-vencH  �disabled �dss_venc���fckssi-controller@48058000 ti,omap3-ssi�ssi�okH�H� sysgdd�Ggdd_mpu+� �q �ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-portH�H� txrx�CDssi-port@4805b000ti,omap3-ssi-portH�H� txrx�EFpinmux@480025d8 ti,omap3-padconfpinctrl-singleH%�$+���$�AdefaultOpinmux_hsusb2_2_pins0a   " Ypinmux_w3cbw003c_2_pinsaYisp@480bc000 ti,omap3-ispH ��H �|� 5ul <�ports+bandgap@48002524H%$ti,omap34xx-bandgap HYtarget-module@480cb000ti,sysc-omap3430-srti,sysc�smartreflex_coreH �$ sysc ^��fck+ �H �smartreflex@0ti,omap3-smartreflex-core�target-module@480c9000ti,sysc-omap3430-srti,sysc�smartreflex_mpu_ivaH �$ sysc ^��fck+ �H �smartreflex@480c9000ti,omap3-smartreflex-mpu-iva�thermal-zonescpu_thermal k� �� �N  �memory@0smemorypwmleds pwm-ledsovero�overo:blue:COM � w5� � �mmc0soundti,omap-twl4030 �overo � hsusb2_power_regregulator-fixed |hsusb2_vbus�LK@�LK@ �� �p �Y hsusb2_phyusb-nop-xceiv �  �Y�regulator-w3cbw003c-npoweronregulator-fixed|regulator-w3cbw003c-npoweron�2Z��2Z� �  �Y�regulator-w3cbw003c-wifi-nresetAdefaultO regulator-fixed |regulator-w3cbw003c-wifi-nreset�2Z��2Z� � �'Y�lis33-3v3-regregulator-fixed|lis33-3v3-reg�2Z��2Z�Y�lis33-1v8-regregulator-fixed|lis33-1v8-reg�w@�w@Y�regulator-vddvarioregulator-fixed |vddvario (Y�regulator-vdd33aregulator-fixed|vdd33a (Y� compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2mmc0mmc1mmc2serial0serial1serial2device_typeregclocksclock-namesclock-latencyoperating-pointsinterruptsti,hwmodsranges#pinctrl-cells#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0phandlepinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsti,bit-shiftdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,low-power-stopti,lockti,low-power-bypassti,dividers#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedbci3v1-supplyio-channelsio-channel-namesti,use-ledsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columns#io-channel-cellsstatuspagesizeVdd-supplyVdd_IO-supplyst,click-single-xst,click-single-yst,click-single-zst,click-thresh-xst,click-thresh-yst,click-thresh-zst,irq1-clickst,irq2-clickst,wakeup-x-lost,wakeup-x-hist,wakeup-y-lost,wakeup-y-hist,wakeup-z-lost,wakeup-z-hist,min-limit-xst,min-limit-yst,min-limit-zst,max-limit-xst,max-limit-yst,max-limit-z#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csti,dual-voltpbias-supplyvmmc-supplybus-widthvqmmc-supplycap-sdio-irqnon-removable#iommu-cellsti,#tlb-entriesreg-namesinterrupt-namesti,buffer-size#sound-dai-cellsti,timer-alwonti,timer-dspti,timer-pwmti,timer-secureport2-moderemote-wakeup-connectedphysgpmc,num-csgpmc,num-waitpinslinux,mtd-namenand-bus-widthgpmc,device-widthti,nand-ecc-optgpmc,sync-clk-psgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,we-off-nsgpmc,oe-off-nsgpmc,access-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,wr-access-nsgpmc,wr-data-mux-bus-nslabelbank-widthgpmc,mux-add-datagpmc,oe-on-nsgpmc,we-on-nsgpmc,page-burst-access-nsgpmc,bus-turnaround-nsgpmc,cycle2cycle-delay-nsgpmc,cycle2cycle-samecsengpmc,cycle2cycle-diffcsenvddvario-supplyvdd33a-supplyreg-io-widthsmsc,save-mac-addressmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespoweriommusti,phy-type#thermal-sensor-cellsti,sysc-maskpolling-delay-passivepolling-delaycoefficientsthermal-sensorspwmsmax-brightnesslinux,default-triggerti,modelti,mcbspgpiostartup-delay-usenable-active-highreset-gpiosvcc-supplyregulator-always-on