� ��_�8Z$(�Y� ARM Juno development board (r2)"arm,juno-r2arm,junoarm,vexpress-<refclk7273800hz fixed-clockHUn�H ejuno:uartclkx8clk48mhz fixed-clockHU�l eclk48mhzx<clk50mhz fixed-clockHU���esmc_clkx refclk100mhz fixed-clockHU�� eapb_pclkx refclk400mhz fixed-clockHUׄ efaxi_clkx2smb@8000000 simple-bus-<x � ���DEF������ � � � �clk24mhz fixed-clockHUn6ejuno_mb:clk24mhzxclk25mhz fixed-clockHU}x@ejuno_mb:clk25mhzxrefclk1mhz fixed-clockHUB@ejuno_mb:refclk1mhzxrefclk32khz fixed-clockHU�ejuno_mb:refclk32khzxmotherboardarm,vexpress,v2p-p1simple-bus-<� V2M-Juno�R��rs1mcc-sb-3v3regulator-fixed �MCC_SB_3V3�2Z�2Z�xgpio-keys gpio-keyspower-button22DRt]POWER chome-button22DRf]HOME crlock-button22DR�]RLOCK cvol-up-button22DRs]VOL+ cvol-down-button22DRr]VOL- cnmi-button22DRc]NMI cflash@0,00000000arm,vexpress-flashcfi-flashiafs z~ �disabledethernet@2,00000000smsc,lan9118smsc,lan9115 z��mii������iofpga@3,00000000 simple-bus-< sysctl@20000arm,sp810arm,primecellz ��refclktimclkapb_pclkH0etimerclken0timerclken1timerclken2timerclken3  xapbregs@10000sysconsimple-mfdzled0register-bit-led1� ]vexpress:0 8heartbeatNonled1register-bit-led1� ]vexpress:18mmc0Noffled2register-bit-led1� ]vexpress:28cpu0Noffled3register-bit-led1� ]vexpress:38cpu1Noffled4register-bit-led1� ]vexpress:48cpu2Noffled5register-bit-led1�  ]vexpress:58cpu3Noffled6register-bit-led1�@ ]vexpress:6Noffled7register-bit-led1�� ]vexpress:7Noffmmci@50000arm,pl180arm,primecellz�\�j� �mclkapb_pclkkmi@60000arm,pl050arm,primecellz�� �KMIREFCLKapb_pclkkmi@70000arm,pl050arm,primecellz�� �KMIREFCLKapb_pclkwdt@f0000arm,sp805arm,primecellz�� �wdogclkapb_pclktimer@110000arm,sp804arm,primecellz� ��timclken1timclken2apb_pclktimer@120000arm,sp804arm,primecellz� ��timclken1timclken2apb_pclkrtc@170000arm,pl031arm,primecellz��  �apb_pclkgpio@1d0000arm,pl061arm,primecellz��  �apb_pclkv���xtimer@2a810000arm,armv7-timer-memz*�U���-<�okayframe@2a830000� �<z*�mhu@2b1f0000arm,mhuarm,primecellz+�$#�mhu_lpri_rxmhu_hpri_rx��  �apb_pclkx.iommu@2b500000arm,mmu-401arm,smmu-v1z+P�((��� �disabledx-iommu@2b600000arm,mmu-401arm,smmu-v1z+`�**���� xinterrupt-controller@2c010000arm,gic-400arm,cortex-a15-gic@z,,� ,� ,� -�<� � ?,xv2m@0arm,gic-v2m-frame zx,v2m@10000arm,gic-v2m-frame zv2m@20000arm,gic-v2m-frame zv2m@30000arm,gic-v2m-frame ztimerarm,armv8-timer0� ?? ? ?etf@20010000 arm,coresight-tmcarm,primecellz �  �apb_pclk� ports-<port@0zendpoint% xport@1zendpoint% xBtpiu@20030000!arm,coresight-tpiuarm,primecellz �  �apb_pclk� portendpoint%x)funnel@20040000#arm,coresight-funnelarm,primecellz �  �apb_pclk� ports-<port@0zendpoint%x port@1zendpoint%xport@2zendpoint%xetr@20070000 arm,coresight-tmcarm,primecellz 5�  �apb_pclk� portendpoint%x*stm@20100000 arm,coresight-stmarm,primecell z (cpu-debug@22010000&arm,coresight-cpu-debugarm,primecellz"�  �apb_pclk� Fetm@22040000"arm,coresight-etm4xarm,primecellz"�  �apb_pclk� Fportendpoint%xfunnel@220c0000#arm,coresight-funnelarm,primecellz" �  �apb_pclk� ports-<port@0zendpoint%xport@1zendpoint%xport@2zendpoint%xcpu-debug@22110000&arm,coresight-cpu-debugarm,primecellz"�  �apb_pclk� Fetm@22140000"arm,coresight-etm4xarm,primecellz"�  �apb_pclk� Fportendpoint%xcpu-debug@23010000&arm,coresight-cpu-debugarm,primecellz#�  �apb_pclk� Fetm@23040000"arm,coresight-etm4xarm,primecellz#�  �apb_pclk� Fportendpoint%xfunnel@230c0000#arm,coresight-funnelarm,primecellz# �  �apb_pclk� ports-<port@0zendpoint%xport@1zendpoint%xport@2zendpoint% x$port@3zendpoint%!x&port@4zendpoint%"x(cpu-debug@23110000&arm,coresight-cpu-debugarm,primecellz#�  �apb_pclk� F#etm@23140000"arm,coresight-etm4xarm,primecellz#�  �apb_pclk� F#portendpoint%$x cpu-debug@23210000&arm,coresight-cpu-debugarm,primecellz#!�  �apb_pclk� F%etm@23240000"arm,coresight-etm4xarm,primecellz#$�  �apb_pclk� F%portendpoint%&x!cpu-debug@23310000&arm,coresight-cpu-debugarm,primecellz#1�  �apb_pclk� F'etm@23340000"arm,coresight-etm4xarm,primecellz#4�  �apb_pclk� F'portendpoint%(x"replicator@20120000/arm,coresight-dynamic-replicatorarm,primecellz �  �apb_pclk� ports-<port@0zendpoint%)xport@1zendpoint%*xport@2zendpoint%+xAsram@2e000000arm,juno-sram-nsmmio-sramz.�-<.�scp-shmem@0arm,juno-scp-shmemzscp-shmem@200arm,juno-scp-shmemzx/pcie@40000000<arm,juno-r1-pcieplda,xpressrich3-axipci-host-ecam-genericJpciz@V�`-<�T_��PPB@@��������q,�okay|�-scpi arm,scpi�.�/clocksarm,scpi-clocksscpi-dvfsarm,scpi-dvfs-clocksH �eatlclkaplclkgpuclkxEscpi-clkarm,scpi-variable-clocksH�epxlclkx4scpi-power-domainsarm,scpi-power-domains��x sensorsarm,scpi-sensors�x0thermal-zonespmic���d 0soc���d 0big-cluster���d 0�okaylittle-cluster���d 0�okaygpu0���d 0�okaygpu1���d 0�okayiommu@7fb00000arm,mmu-401arm,smmu-v1z��__��� �disabledx1iommu@7fb10000arm,mmu-401arm,smmu-v1z��cc��x3iommu@7fb20000arm,mmu-401arm,smmu-v1z��aa��x6iommu@7fb30000arm,mmu-401arm,smmu-v1z��ee���x;dma@7ff00000arm,pl330arm,primecellz�%3 l�XYZ[\lmnoH5111111111�2 �apb_pclkhdlcd@7ff50000 arm,hdlcdz� �]53�4�pxlclkportendpoint%5x:hdlcd@7ff60000 arm,hdlcdz� �U56�4�pxlclkportendpoint%7x9uart@7ff80000arm,pl011arm,primecellz� �S�8 �uartclkapb_pclki2c@7ffa0000snps,designware-i2cz�-< �hU�A�� hdmi-transmitter@70 nxp,tda998xzpportendpoint%9x7hdmi-transmitter@71 nxp,tda998xzqportendpoint%:x5ohci@7ffb0000 generic-ohciz� �t5;�<ehci@7ffc0000 generic-ehciz� �u5;�<memory-controller@7ffd0000arm,pl354arm,primecellz��VW�  �apb_pclkmemory@80000000Jmemory z���tlx@60000000 simple-bus-<`�� ��funnel@20130000#arm,coresight-funnelarm,primecellz �  �apb_pclk� ports-<port@0zendpoint%=x?port@1zendpoint%>xetf@20140000 arm,coresight-tmcarm,primecellz �  �apb_pclk� ports-<port@0zendpoint%?x=port@1zendpoint%@xCfunnel@20150000#arm,coresight-funnelarm,primecellz �  �apb_pclk� ports-<port@0zendpoint%Ax+port@1zendpoint%Bx port@2zendpoint%Cx@aliasesV/uart@7ff80000chosen^serial0:115200n8psci arm,psci-0.2jsmccpus-<cpu-mapcluster0core0Fcore1Fcluster1core0Fcore1F#core2F%core3F'idle-statesqpscicpu-sleep-0arm,idle-state~��,����xFcluster-sleep-0arm,idle-state~������ �xGcpu@0arm,cortex-a72arm,armv8zJcpu�psci���@�@1>D�EOFG_xcpu@1arm,cortex-a72arm,armv8zJcpu�psci���@�@1>D�EOFG_xcpu@100arm,cortex-a53arm,armv8zJcpu�psci���@�@1�>H�EOFG_�xcpu@101arm,cortex-a53arm,armv8zJcpu�psci���@�@1�>H�EOFG_�x#cpu@102arm,cortex-a53arm,armv8zJcpu�psci���@�@1�>H�EOFG_�x%cpu@103arm,cortex-a53arm,armv8zJcpu�psci���@�@1�>H�EOFG_�x'l2-cache0cache� �@xDl2-cache1cache��@xHpmu-a72arm,cortex-a72-pmu�rpmu-a53arm,cortex-a53-pmu0�r#%' dma-rangesmodelcompatibleinterrupt-parent#address-cells#size-cells#clock-cellsclock-frequencyclock-output-namesphandle#interrupt-cellsinterrupt-map-maskinterrupt-maparm,hbiarm,vexpress,sitearm,v2m-memory-mapregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-ondebounce-intervalwakeup-sourcelinux,codelabelgpioslinux,part-proberegbank-widthstatusinterruptsphy-modereg-io-widthsmsc,irq-active-highsmsc,irq-push-pullclocksvdd33a-supplyvddvario-supplyclock-namesassigned-clocksassigned-clock-parentsoffsetlinux,default-triggerdefault-statemax-frequencyvmmc-supplygpio-controller#gpio-cellsinterrupt-controllerframe-numberinterrupt-names#mbox-cells#iommu-cells#global-interruptsdma-coherentpower-domainsmsi-controllerslave-moderemote-endpointiommusreg-namescpudevice_typebus-rangelinux,pci-domainmsi-parentiommu-map-maskiommu-mapmboxesshmemclock-indicesnum-domains#power-domain-cells#thermal-sensor-cellspolling-delaypolling-delay-passivethermal-sensors#dma-cells#dma-channels#dma-requestsi2c-sda-hold-time-nsserial0stdout-pathmethodentry-methodarm,psci-suspend-paramlocal-timer-stopentry-latency-usexit-latency-usmin-residency-usenable-methodi-cache-sizei-cache-line-sizei-cache-setsd-cache-sized-cache-line-sized-cache-setsnext-level-cachecpu-idle-statescapacity-dmips-mhzinterrupt-affinity