� ��g8[�( L[�isee,omap5-igep0050ti,omap5&7IGEPv5chosenB=/ocp/interconnect@48000000/segment@0/target-module@20000/serial@0aliases?I/ocp/interconnect@48000000/segment@0/target-module@70000/i2c@0?N/ocp/interconnect@48000000/segment@0/target-module@72000/i2c@0?S/ocp/interconnect@48000000/segment@0/target-module@60000/i2c@0?X/ocp/interconnect@48000000/segment@0/target-module@7a000/i2c@0?]/ocp/interconnect@48000000/segment@0/target-module@7c000/i2c@0?b/ocp/interconnect@48000000/segment@0/target-module@9c000/mmc@0?g/ocp/interconnect@48000000/segment@0/target-module@b4000/mmc@0?l/ocp/interconnect@48000000/segment@0/target-module@ad000/mmc@0?q/ocp/interconnect@48000000/segment@0/target-module@d1000/mmc@0?v/ocp/interconnect@48000000/segment@0/target-module@d5000/mmc@0B{/ocp/interconnect@48000000/segment@0/target-module@6a000/serial@0B�/ocp/interconnect@48000000/segment@0/target-module@6c000/serial@0B�/ocp/interconnect@48000000/segment@0/target-module@20000/serial@0B�/ocp/interconnect@48000000/segment@0/target-module@6e000/serial@0B�/ocp/interconnect@48000000/segment@0/target-module@66000/serial@0B�/ocp/interconnect@48000000/segment@0/target-module@68000/serial@0 �/ocp/dsp�/ocp/ipu@55020000 �/connector_�/ocp/interconnect@4a000000/segment@0/target-module@64000/usbhshost@0/ehci@c00/hub@2/ethernet@3cpuscpu@0�cpuarm,cortex-a15��B@,��`���cpu��� (cpu@1�cpuarm,cortex-a15��B@,��`���cpu��� thermal-zonescpu_thermal0�F�TdA���tripscpu_alertq��}��passive(cpu_critq�H}� �criticalcooling-mapsmap0� ���������gpu_thermal0�F�Tdu���Ptripsgpu_critq�H}� �criticalcore_thermal0�F�Td�tripscore_critq�H}� �criticaltimerarm,armv7-timer0�   &pmuarm,cortex-a15-pmu���sram@40300000 mmio-sram�@0(�interrupt-controller@48211000arm,cortex-a15-gic��@�H!H! H!@ H!` &(interrupt-controller@48281000&ti,omap5-wugen-mputi,omap4-wugen-mpu���H(&(ocpsimple-pm-bus�$� �����l3-noc@44000000ti,omap5-l3-noc�D D�0E@�  interconnect@4ae00000ti,omap5-l4-wkupsimple-pm-bus�  � �fck�J�J�J� �aplaia0$�J�J�J�segment@0simple-pm-bus��`` ������@@PP����target-module@4000ti,sysc-omap2ti,sysc�@@ �revsysc� � 0�fck �@counter@0ti,omap-counter32k�@target-module@6000ti,sysc-omap4ti,sysc�`�rev �` prm@0ti,omap5-prmsimple-bus�  �  � clockssys_clkin@110 ti,mux-clock sys_clkin��%(abe_dpll_bypass_clk_mux@108 ti,mux-clockabe_dpll_bypass_clk_mux��(7abe_dpll_clk_mux@10c ti,mux-clockabe_dpll_clk_mux�� (6custefuse_sys_gfclk_divfixed-factor-clockcustefuse_sys_gfclk_div�<Gdss_syc_gfclk_divfixed-factor-clockdss_syc_gfclk_div�<G(Nwkupaon_iclk_mux@108 ti,mux-clockwkupaon_iclk_mux��(l3instr_ts_gclk_divfixed-factor-clockl3instr_ts_gclk_div�<Gclockdomainswkupaon_cm@1900 ti,omap4-cm wkupaon_cm� �clk@20 ti,clkctrlwkupaon_clkctrl� \( prm@300#ti,omap5-prm-instti,omap-prm-inst�Q(�prm@400#ti,omap5-prm-instti,omap-prm-inst�eQ(pprm@500#ti,omap5-prm-instti,omap-prm-inst�Q(�prm@600#ti,omap5-prm-instti,omap-prm-inst�Qprm@700#ti,omap5-prm-instti,omap-prm-inst�eQ(prm@1200#ti,omap5-prm-instti,omap-prm-inst�eQprm@1300#ti,omap5-prm-instti,omap-prm-inst�Qprm@1400#ti,omap5-prm-instti,omap-prm-inst�Q(�prm@1500#ti,omap5-prm-instti,omap-prm-inst�Qprm@1600#ti,omap5-prm-instti,omap-prm-inst�Q(sprm@1700#ti,omap5-prm-instti,omap-prm-inst�Qprm@1800#ti,omap5-prm-instti,omap-prm-inst�Q( prm@1a00#ti,omap5-prm-instti,omap-prm-inst�Qprm@1c00#ti,omap5-prm-instti,omap-prm-inst�etarget-module@a000ti,sysc-omap4ti,sysc���rev ��scrm@0ti,omap5-scrm�clocksauxclk0_src_gate_ck@310 ti,composite-no-wait-gate-clockauxclk0_src_gate_ck�r�(auxclk0_src_mux_ck@310ti,composite-mux-clockauxclk0_src_mux_ck �r�(auxclk0_src_ckti,composite-clockauxclk0_src_ck�(auxclk0_ck@310ti,divider-clock auxclk0_ck�r�(*auxclk1_src_gate_ck@314 ti,composite-no-wait-gate-clockauxclk1_src_gate_ck�r�(auxclk1_src_mux_ck@314ti,composite-mux-clockauxclk1_src_mux_ck �r�(auxclk1_src_ckti,composite-clockauxclk1_src_ck�( auxclk1_ck@314ti,divider-clock auxclk1_ck� r�(+auxclk2_src_gate_ck@318 ti,composite-no-wait-gate-clockauxclk2_src_gate_ck�r�(!auxclk2_src_mux_ck@318ti,composite-mux-clockauxclk2_src_mux_ck �r�("auxclk2_src_ckti,composite-clockauxclk2_src_ck�!"(#auxclk2_ck@318ti,divider-clock auxclk2_ck�#r�(,auxclk3_src_gate_ck@31c ti,composite-no-wait-gate-clockauxclk3_src_gate_ck�r�($auxclk3_src_mux_ck@31cti,composite-mux-clockauxclk3_src_mux_ck �r�(%auxclk3_src_ckti,composite-clockauxclk3_src_ck�$%(&auxclk3_ck@31cti,divider-clock auxclk3_ck�&r�(-auxclk4_src_gate_ck@320 ti,composite-no-wait-gate-clockauxclk4_src_gate_ck�r� ('auxclk4_src_mux_ck@320ti,composite-mux-clockauxclk4_src_mux_ck �r� ((auxclk4_src_ckti,composite-clockauxclk4_src_ck�'(()auxclk4_ck@320ti,divider-clock auxclk4_ck�)r� (.auxclkreq0_ck@210 ti,mux-clockauxclkreq0_ck�*+,-.r�auxclkreq1_ck@214 ti,mux-clockauxclkreq1_ck�*+,-.r�auxclkreq2_ck@218 ti,mux-clockauxclkreq2_ck�*+,-.r�auxclkreq3_ck@21c ti,mux-clockauxclkreq3_ck�*+,-.r�clockdomainstarget-module@c000ti,sysc-omap4ti,sysc���rev ��pinmux@840 ti,omap5-padconfpinctrl-single�@<�������default�/pinmux_palmas_sys_nirq_pins�(({pinmux_usbhost_wkup_pins�(/pinmux_wlcore_irq_pin�(�omap5_scm_wkup_pad_conf@da0&ti,omap5-scm-wkup-pad-confsimple-bus� �` �`scm_conf@0sysconsimple-bus�` �`clocks@0fref_xtal_ckti,gate-clock fref_xtal_ck�r�(�segment@10000simple-pm-bus`�@@PP��������target-module@0ti,sysc-omap2ti,sysc��revsyscsyss� �   �fckdbclk �gpio@0ti,omap4-gpio� �,<��(�target-module@4000ti,sysc-omap2ti,sysc�@@@�revsyscsyss"�  � �fck �@wdt@0ti,omap5-wdtti,omap3-wdt�� �Ptarget-module@8000ti,sysc-omap4-timerti,sysc��� �revsysc� � �fck ��H\timer@0ti,omap5430-timer��� �fcktimer_sys_ck �%g v �target-module@c000ti,sysc-omap2ti,sysc��� �revsysc" � � X�fck ��keypad@0ti,omap4-keypad�segment@20000simple-pm-bus��``��  00pp��������target-module@0ti,sysc �disabled �target-module@2000ti,sysc �disabled � target-module@6000ti,sysc �disabledH�`p �(�*�0�interconnect@4a000000ti,omap5-l4-cfgsimple-pm-bus� �0�fck�JJJ �aplaia0T�JJJJ J (J(0J0segment@0simple-pm-bush� 00@@PP``pp����  00�� ��``pp�� @@PP����@@@PP``��target-module@2000ti,sysc-omap4ti,sysc� �rev � scm@0ti,omap5-scm-coresimple-bus� �scm_conf@0syscon�(qscm@800%ti,omap5-scm-padconf-coresimple-bus �pinmux@40 ti,omap5-padconfpinctrl-single�@��������default�12(wpinmux_twl6040_pins���(�pinmux_mcpdm_pins(�B\^`b(�pinmux_mcbsp1_pins �LN PR (�pinmux_mcbsp2_pins �TVXZ(�pinmux_i2c1_pins���(zpinmux_mcspi2_pins �����(�pinmux_mcspi3_pins �xz|~(�pinmux_mmc3_pins0�dfhjln(�pinmux_wlan_pins�|(�palmas_msecure_pins�@(|pinmux_usbhost_pins0�����pn(1pinmux_led_gpio_pins��(2pinmux_uart1_pins �`bdf(ypinmux_uart3_pins���(vpinmux_uart5_pins �prtv(xpinmux_dss_hdmi_pins��(�pinmux_tpd12s015_pins��(�pinmux_i2c4_pins���(�pinctrl_power_button_pin�F(�omap5_padconf_global@5a0sysconsimple-bus��� ���(3pbias_regulator@60ti,pbias-omap5ti,pbias-omap�`�3pbias_mmc_omap5�pbias_mmc_omap5�w@�2Z�(�target-module@4000ti,sysc-omap4ti,sysc�@�rev �@cm_core_aon@0 ti,omap5-cm-core-aonsimple-bus�  �clockspad_clks_src_ck fixed-clockpad_clks_src_ck��(4pad_clks_ck@108ti,gate-clock pad_clks_ck�4r�(Qsecure_32k_clk_src_ck fixed-clocksecure_32k_clk_src_ck��slimbus_src_clk fixed-clockslimbus_src_clk��(5slimbus_clk@108ti,gate-clock slimbus_clk�5r �(Ksys_32k_ck fixed-clock sys_32k_ck��(virt_12000000_ck fixed-clockvirt_12000000_ck��(virt_13000000_ck fixed-clockvirt_13000000_ck��]@(virt_16800000_ck fixed-clockvirt_16800000_ck�Y(virt_19200000_ck fixed-clockvirt_19200000_ck�$�(virt_26000000_ck fixed-clockvirt_26000000_ck����(virt_27000000_ck fixed-clockvirt_27000000_ck����(virt_38400000_ck fixed-clockvirt_38400000_ck�I�(xclk60mhsp1_ck fixed-clockxclk60mhsp1_ck���(kxclk60mhsp2_ck fixed-clockxclk60mhsp2_ck���(ldpll_abe_ck@1e0ti,omap4-dpll-m4xen-clock dpll_abe_ck�67�����(8dpll_abe_x2_ckti,omap4-dpll-x2-clockdpll_abe_x2_ck�8(9dpll_abe_m2x2_ck@1f0ti,divider-clockdpll_abe_m2x2_ck�9��%(:abe_24m_fclkfixed-factor-clock abe_24m_fclk�:<G(Mabe_clk@108ti,divider-clockabe_clk�:��(Labe_iclk@528ti,divider-clock abe_iclk�;r�(abe_lp_clk_divfixed-factor-clockabe_lp_clk_div�:<G(dpll_abe_m3x2_ck@1f4ti,divider-clockdpll_abe_m3x2_ck�9��%(<dpll_core_byp_mux@12c ti,mux-clockdpll_core_byp_mux�<r�,(=dpll_core_ck@120ti,omap4-dpll-core-clock dpll_core_ck�=� $,((>dpll_core_x2_ckti,omap4-dpll-x2-clockdpll_core_x2_ck�>(?dpll_core_h21x2_ck@150ti,divider-clockdpll_core_h21x2_ck�??�P%(@c2c_fclkfixed-factor-clock c2c_fclk�@<G(Ac2c_iclkfixed-factor-clock c2c_iclk�A<Gdpll_core_h11x2_ck@138ti,divider-clockdpll_core_h11x2_ck�??�8%dpll_core_h12x2_ck@13cti,divider-clockdpll_core_h12x2_ck�??�<%(Bdpll_core_h13x2_ck@140ti,divider-clockdpll_core_h13x2_ck�??�@%dpll_core_h14x2_ck@144ti,divider-clockdpll_core_h14x2_ck�??�D%(bdpll_core_h22x2_ck@154ti,divider-clockdpll_core_h22x2_ck�??�T%dpll_core_h23x2_ck@158ti,divider-clockdpll_core_h23x2_ck�??�X%dpll_core_h24x2_ck@15cti,divider-clockdpll_core_h24x2_ck�??�\%dpll_core_m2_ck@130ti,divider-clockdpll_core_m2_ck�>�0%dpll_core_m3x2_ck@134ti,divider-clockdpll_core_m3x2_ck�?�4%(iva_dpll_hs_clk_divfixed-factor-clockiva_dpll_hs_clk_div�B<G(Cdpll_iva_byp_mux@1ac ti,mux-clockdpll_iva_byp_mux�Cr��(Ddpll_iva_ck@1a0ti,omap4-dpll-clock dpll_iva_ck�D�����vEEp}@(Edpll_iva_x2_ckti,omap4-dpll-x2-clockdpll_iva_x2_ck�E(Fdpll_iva_h11x2_ck@1b8ti,divider-clockdpll_iva_h11x2_ck�F?��%vG�`(Gdpll_iva_h12x2_ck@1bcti,divider-clockdpll_iva_h12x2_ck�F?��%vH$��(Hmpu_dpll_hs_clk_divfixed-factor-clockmpu_dpll_hs_clk_div�B<G(Idpll_mpu_ck@160ti,omap5-mpu-dpll-clock dpll_mpu_ck�I�`dlh(dpll_mpu_m2_ck@170ti,divider-clockdpll_mpu_m2_ck��p%per_dpll_hs_clk_divfixed-factor-clockper_dpll_hs_clk_div�<<G(Rusb_dpll_hs_clk_divfixed-factor-clockusb_dpll_hs_clk_div�<<G(Xl3_iclk_div@100ti,divider-clock l3_iclk_divr��B�(Jgpu_l3_iclkfixed-factor-clock gpu_l3_iclk�J<Gl4_root_clk_div@100ti,divider-clockl4_root_clk_divr��J�slimbus1_slimbus_clk@560ti,gate-clockslimbus1_slimbus_clk�Kr �`aess_fclk@528ti,divider-clock aess_fclk�Lr�((;mcasp_sync_mux_ck@540 ti,mux-clockmcasp_sync_mux_ck �MNOr�@(Pmcasp_gfclk@540 ti,mux-clock mcasp_gfclk �PQKr�@dummy_ck fixed-clock dummy_ck�clockdomainsmpu_cm@300 ti,omap4-cmmpu_cm� �clk@20 ti,clkctrl mpu_clkctrl� (�dsp_cm@400 ti,omap4-cmdsp_cm� �clk@20 ti,clkctrl dsp_clkctrl� (oabe_cm@500 ti,omap4-cmabe_cm� �clk@20 ti,clkctrl abe_clkctrl� d(�target-module@8000ti,sysc-omap4ti,sysc���rev �� cm_core@0ti,omap5-cm-coresimple-bus�  � clocksdpll_per_byp_mux@14c ti,mux-clockdpll_per_byp_mux�Rr�L(Sdpll_per_ck@140ti,omap4-dpll-clock dpll_per_ck�S�@DLH(Tdpll_per_x2_ckti,omap4-dpll-x2-clockdpll_per_x2_ck�T(Udpll_per_h11x2_ck@158ti,divider-clockdpll_per_h11x2_ck�U?�X%([dpll_per_h12x2_ck@15cti,divider-clockdpll_per_h12x2_ck�U?�\%dpll_per_h14x2_ck@164ti,divider-clockdpll_per_h14x2_ck�U?�d%(cdpll_per_m2_ck@150ti,divider-clockdpll_per_m2_ck�T�P%(]dpll_per_m2x2_ck@150ti,divider-clockdpll_per_m2x2_ck�U�P%(\dpll_per_m3x2_ck@154ti,divider-clockdpll_per_m3x2_ck�U�T%(dpll_unipro1_ck@200ti,omap4-dpll-clockdpll_unipro1_ck�� (Vdpll_unipro1_clkdcoldofixed-factor-clockdpll_unipro1_clkdcoldo�V<G(`dpll_unipro1_m2_ck@210ti,divider-clockdpll_unipro1_m2_ck�V�%(adpll_unipro2_ck@1c0ti,omap4-dpll-clockdpll_unipro2_ck������(Wdpll_unipro2_clkdcoldofixed-factor-clockdpll_unipro2_clkdcoldo�W<Gdpll_unipro2_m2_ck@1d0ti,divider-clockdpll_unipro2_m2_ck�W��%dpll_usb_byp_mux@18c ti,mux-clockdpll_usb_byp_mux�Xr��(Ydpll_usb_ck@180ti,omap4-dpll-j-type-clock dpll_usb_ck�Y�����(Zdpll_usb_clkdcoldofixed-factor-clockdpll_usb_clkdcoldo�Z<Gdpll_usb_m2_ck@190ti,divider-clockdpll_usb_m2_ck�Z��%(^func_128m_clkfixed-factor-clockfunc_128m_clk�[<Gfunc_12m_fclkfixed-factor-clockfunc_12m_fclk�\<Gfunc_24m_clkfixed-factor-clock func_24m_clk�]<G(Ofunc_48m_fclkfixed-factor-clockfunc_48m_fclk�\<Gfunc_96m_fclkfixed-factor-clockfunc_96m_fclk�\<G(_l3init_60m_fclk@104ti,divider-clockl3init_60m_fclk�^�(jiss_ctrlclk@1320ti,gate-clock iss_ctrlclk�_r� lli_txphy_clk@f20ti,gate-clocklli_txphy_clk�`r� lli_txphy_ls_clk@f20ti,gate-clocklli_txphy_ls_clk�ar � usb_phy_cm_clk32k@640ti,gate-clockusb_phy_cm_clk32k�r�@(rfdif_fclk@1328ti,divider-clock fdif_fclk�[r�(gpu_core_gclk_mux@1520 ti,mux-clockgpu_core_gclk_mux�bcr� gpu_hyd_gclk_mux@1520 ti,mux-clockgpu_hyd_gclk_mux�bcr� hsi_fclk@1638ti,divider-clock hsi_fclk�\r�8clockdomainsl3init_clkdmti,clockdomain l3init_clkdm�Zl3main1_cm@700 ti,omap4-cm l3main1_cm� �clk@20 ti,clkctrll3main1_clkctrl� ( l3main2_cm@800 ti,omap4-cm l3main2_cm� �clk@20 ti,clkctrll3main2_clkctrl� ( ipu_cm@900 ti,omap4-cmipu_cm�  � clk@20 ti,clkctrl ipu_clkctrl� (�dma_cm@a00 ti,omap4-cmdma_cm�  � clk@20 ti,clkctrl dma_clkctrl� (iemif_cm@b00 ti,omap4-cmemif_cm�  � clk@20 ti,clkctrl emif_clkctrl� (�l4cfg_cm@d00 ti,omap4-cm l4cfg_cm�  � clk@20 ti,clkctrll4cfg_clkctrl� (0l3instr_cm@e00 ti,omap4-cm l3instr_cm� �clk@20 ti,clkctrll3instr_clkctrl� ( clock@1000 ti,omap4-cm l4per_cm� �clock@20 ti,clkctrll4per_clkctrl� \(uclock@1a0 ti,clkctrll4sec_clkctrl��<(�dss_cm@1400 ti,omap4-cmdss_cm� �clk@20 ti,clkctrl dss_clkctrl� (�gpu_cm@1500 ti,omap4-cmgpu_cm� �clk@20 ti,clkctrl gpu_clkctrl� (�l3init_cm@1600 ti,omap4-cm l3init_cm� �clk@20 ti,clkctrll3init_clkctrl� �(dtarget-module@20000ti,sysc-omap4ti,sysc� �revsysc1� �d��fck �omap_dwc3@0ti,dwc3� �]? �IePfusb@10000 snps,dwc3�$�\\]\peripheralhostotglghqusb2-phyusb3-phy{otgIetarget-module@56000ti,sysc-omap2ti,sysc�``,`(�revsyscsyss# 1 �  �i�fck �`dma-controller@0ti,omap4430-sdmati,omap-sdma�0�  �� �(�target-module@58000ti,sysc �disabled0��� �0�target-module@5e000ti,sysc �disabled �� target-module@62000ti,sysc-omap2ti,sysc�   �revsyscsyss �  �dH�fck � usbhstll@0 ti,usbhs-tll� �Ntarget-module@64000ti,sysc-omap4ti,sysc�@@ �revsysc1� �d8�fck �@usbhshost@0ti,usbhs-host� � �jkl3�refclk_60m_intrefclk_60m_ext_p1refclk_60m_ext_p2 �ehci-hsic �ehci-hsicohci@800ti,ohci-omap3� �L�ehci@c00 ti,ehci-omap�  �M lmnhub@2 usb424,3503�ethernet@3 usb424,7500�target-module@66000ti,sysc-omap2ti,sysc�```�revsyscsyss �  �o�fck�p�rstctrl �`mmu@0ti,omap4-iommu� ��(�target-module@70000ti,sysc �disabled �@target-module@75000ti,sysc �disabled �Psegment@80000simple-pm-bus��� �� �� �� �� �� �@@PP``pp` `p p� �� �@@@PP``pp�� @@ @P P` `p p� � @@ @P P` `p p� �target-module@0ti,sysc-omap2ti,sysc��revsyscsyss �  �d��fck<�@@@PP``ppocp2scp@0ti,omap-ocp2scp� usb2phy@4000 ti,omap-usb2�@|�q�rd��wkupclkrefclk(gusb3phy@4400 ti,omap-usb3�D�HdL@�phy_rxphy_txpll_ctrl�qp�rd��wkupclksysclkrefclk(htarget-module@10000ti,sysc-omap2ti,sysc��revsyscsyss �  �d��fck<�@@@PP``ppocp2scp@0ti,omap-ocp2scp� phy@6000ti,phy-pipe3-sata�`�ddh@�phy_rxphy_txpll_ctrl�qt�dh�sysclkrefclk(ttarget-module@20000ti,sysc �disabled<�@@@PP``pptarget-module@36000ti,sysc �disabled �`target-module@4d000ti,sysc �disabled ��target-module@59000ti,sysc �disabled ��target-module@5b000ti,sysc �disabled ��target-module@5d000ti,sysc �disabled ��target-module@60000ti,sysc �disabled �target-module@74000ti,sysc-omap4ti,sysc�@@ �revsysc � �0�fck �@mailbox@0ti,omap4-mailbox� �0(�mbox-ipu B M(�mbox-dsp B M(�target-module@76000ti,sysc-omap2ti,sysc�```�revsyscsyss �  �0�fck �`spinlock@0ti,omap4-hwspinlock�Xsegment@100000simple-pm-bus`�  00��������target-module@2000ti,sysc �disabled � target-module@8000ti,sysc �disabled ��target-module@a000ti,sysc �disabled ��target-module@40000ti,sysc-omap4ti,sysc�� �revsysc 1��s �dh�fck �sata@0snps,dwc-ahci� �6lt qsata-phy �dhfsegment@180000simple-pm-bussegment@200000simple-pm-bus���!��!�� �� �` `p p@ @P P ! 0!0� �� �!!`!`p!p@!@P!P�!��!�""`"`p"p�"��"��"��"��!��!��!��!�@"@P"P 0 0� �� � " 0"0target-module@2000ti,sysc �disabled � target-module@4000ti,sysc �disabled �@target-module@6000ti,sysc �disabled �`target-module@8000ti,sysc �disabled ��target-module@a000ti,sysc �disabled ��target-module@c000ti,sysc �disabled ��target-module@10000ti,sysc �disabled �target-module@12000ti,sysc �disabled � target-module@14000ti,sysc �disabled �@target-module@16000ti,sysc �disabled �`target-module@18000ti,sysc �disabled ��target-module@1a000ti,sysc �disabled ��target-module@1c000ti,sysc �disabled ��target-module@1e000ti,sysc �disabled ��target-module@20000ti,sysc �disabled �target-module@22000ti,sysc �disabled � target-module@24000ti,sysc �disabled �@target-module@26000ti,sysc �disabled �`target-module@28000ti,sysc �disabled ��target-module@2a000ti,sysc �disabled ��segment@280000simple-pm-bussegment@300000simple-pm-businterconnect@48000000ti,omap5-l4-persimple-pm-bus� �u��fck0�HHHHHH�aplaia0ia1ia2ia3�H H segment@0simple-pm-bus�  00@@PP``pp����PP``pp��������������������������  0000@@  0 0����``pp����   � � � � � � � � � � � �����  @ @ P P ` ` � �@ � � � � � �``pp @ @ P P � � � � � � � �    P P ` `  0 0 P P��������target-module@20000ti,sysc-omap2ti,sysc�PTX�revsyscsyss�  �u0�fck �serial@0ti,omap4-uart� �J��l�default�vxJw�target-module@32000ti,sysc-omap4-timerti,sysc�   �revsysc� �u�fck � timer@0ti,omap5430-timer���u�fcktimer_sys_ck �&target-module@34000ti,sysc-omap4-timerti,sysc�@@ �revsysc� �u �fck �@timer@0ti,omap5430-timer���u �fcktimer_sys_ck �'target-module@36000ti,sysc-omap4-timerti,sysc�`` �revsysc� �u(�fck �`timer@0ti,omap5430-timer���u(�fcktimer_sys_ck �(target-module@3e000ti,sysc-omap4-timerti,sysc��� �revsysc� �u0�fck ��timer@0ti,omap5430-timer���u0�fcktimer_sys_ck �-�target-module@51000ti,sysc-omap2ti,sysc��revsyscsyss� �u�u� �fckdbclk �gpio@0ti,omap4-gpio� �#,<��(�target-module@53000ti,sysc-omap2ti,sysc�001�revsyscsyss� �u�u� �fckdbclk �0gpio@0ti,omap4-gpio� �y,<��msecure-hog�� ��gpio8_234/msecuretarget-module@55000ti,sysc-omap2ti,sysc�PPQ�revsyscsyss� �u@u@ �fckdbclk �Pgpio@0ti,omap4-gpio� �,<��target-module@57000ti,sysc-omap2ti,sysc�ppq�revsyscsyss� �uHuH �fckdbclk �pgpio@0ti,omap4-gpio� �,<��(�target-module@59000ti,sysc-omap2ti,sysc�����revsyscsyss� �uPuP �fckdbclk ��gpio@0ti,omap4-gpio� � ,<��(�target-module@5b000ti,sysc-omap2ti,sysc�����revsyscsyss� �uXuX �fckdbclk ��gpio@0ti,omap4-gpio� �!,<��(�target-module@5d000ti,sysc-omap2ti,sysc�����revsyscsyss� �u`u` �fckdbclk ��gpio@0ti,omap4-gpio� �",<��target-module@60000ti,sysc-omap2ti,sysc���revsyscsyss�  �u��fck �i2c@0 ti,omap4-i2c� �=target-module@66000ti,sysc-omap2ti,sysc�`P`T`X�revsyscsyss�  �uP�fck �`serial@0ti,omap4-uart� �i��l�default�xtarget-module@68000ti,sysc-omap2ti,sysc��P�T�X�revsyscsyss�  �uX�fck ��serial@0ti,omap4-uart� �j��ltarget-module@6a000ti,sysc-omap2ti,sysc��P�T�X�revsyscsyss�  �u �fck ��serial@0ti,omap4-uart� �H��l�default�ytarget-module@6c000ti,sysc-omap2ti,sysc��P�T�X�revsyscsyss�  �u(�fck ��serial@0ti,omap4-uart� �I��ltarget-module@6e000ti,sysc-omap2ti,sysc��P�T�X�revsyscsyss�  �u8�fck ��serial@0ti,omap4-uart� �F��ltarget-module@70000ti,sysc-omap2ti,sysc���revsyscsyss�  �u��fck �i2c@0 ti,omap4-i2c� �8�default�z��palmas@48 ti,palmas ��H�������default�{|(~gpioti,palmas-gpio,<(}palmas_usbti,palmas-usb-vid� ! +}(epalmas_clk32k@1ti,palmas-clk32kgaudio(�rtcti,palmas-rtc&~�4Qgpadcti,palmas-gpadc�w�� palmas_pmicti,palmas-pmic&~� \short-irq����'7Mcr�������������regulatorssmps123�smps123� '���` (smps45�smps45� '���0 smps6�smps6��p��p smps7�smps7�w@�w@ (�smps8�smps8� '���0 smps9�smps9� � 1�(�smps10_out2 �smps10_out2�LK@�LK@ smps10_out1 �smps10_out1�LK@�LK@(fldo1�ldo1�w@�w@ldo2�ldo2�*���*�� �disabledldo3�ldo3��`��` �disabledldo4�ldo4������ldo5�ldo5�w@�w@ ldo6�ldo6�O��O� ldo7�ldo7�w@�w@�okay(�ldo8�ldo8�-���-�� �disabledldo9�ldo9�w@�-��(�ldoln�ldoln�w@�w@ ldousb�ldousb�1�P�1�P regen3�regen3 palmas_power_buttonti,palmas-pwrbutton&~�?twl@4b ti,twl6040�K�default�� �wM�X�d��� �clk32kmclk w�(�target-module@72000ti,sysc-omap2ti,sysc�   ��revsyscsyss�  �u��fck � i2c@0 ti,omap4-i2c� �9target-module@78000ti,sysc �disabled ��target-module@7a000ti,sysc-omap2ti,sysc������revsyscsyss�  �u��fck ��i2c@0 ti,omap4-i2c� �>�default��tca6416@21 ti,tca6416�!,<(�target-module@7c000ti,sysc-omap2ti,sysc������revsyscsyss�  �uH�fck ��i2c@0 ti,omap4-i2c� �<target-module@86000ti,sysc-omap4-timerti,sysc�`` �revsysc� �u�fck �`timer@0ti,omap5430-timer���u�fcktimer_sys_ck �.�target-module@88000ti,sysc-omap4-timerti,sysc��� �revsysc� �u�fck ��timer@0ti,omap5430-timer���u�fcktimer_sys_ck �/�target-module@90000ti,sysc-omap2ti,sysc� � � �revsysc� �� �fck � rng@0 ti,omap4-rng�  �4target-module@98000ti,sysc-omap4ti,sysc� � � �revsysc� �u��fck � �spi@0ti,omap4-mcspi� �A�@��#�$�%�&�'�(�)�* �tx0rx0tx1rx1tx2rx2tx3rx3target-module@9a000ti,sysc-omap4ti,sysc� � � �revsysc� �u��fck � �spi@0ti,omap4-mcspi� �B� ��+�,�-�.�tx0rx0tx1rx1�default��target-module@9c000ti,sysc-omap4ti,sysc� � � �revsysc1� �d�fck � �mmc@0ti,omap4-hsmmc� �S����=�>�txrx�����target-module@a2000ti,sysc �disabled � target-module@a4000ti,sysc �disabled� @ Ptarget-module@a5000ti,sysc-omap2ti,sysc� P0 P4 P8�revsyscsyss�  ���fck � P �disableddes@0 ti,omap4-des�� �R��u�t�txrxtarget-module@a8000ti,sysc �disabled � �@target-module@ad000ti,sysc-omap4ti,sysc� � � �revsysc1� �u�fck � �mmc@0ti,omap4-hsmmc� �^���M�N�txrx������ �default��x^wjwlcore@2 ti,wl1271��default��&�� ���target-module@b2000ti,sysc �disabled � target-module@b4000ti,sysc-omap4ti,sysc� @ @ �revsysc1� �d�fck � @mmc@0ti,omap4-hsmmc� �V���/�0�txrx��� ,target-module@b8000ti,sysc-omap4ti,sysc� � � �revsysc� �u��fck � �spi@0ti,omap4-mcspi� �[�����tx0rx0�default��target-module@ba000ti,sysc-omap4ti,sysc� � � �revsysc� �u��fck � �spi@0ti,omap4-mcspi� �0���F�G�tx0rx0target-module@d1000ti,sysc-omap4ti,sysc�   �revsysc1� �u�fck � mmc@0ti,omap4-hsmmc� �`���9�:�txrx �disabledtarget-module@d5000ti,sysc-omap4ti,sysc� P P �revsysc1� �u@�fck � Pmmc@0ti,omap4-hsmmc� �;���;�<�txrx �disabledsegment@200000simple-pm-bustarget-module@48210000ti,sysc-omap4-simpleti,sysc�� ���fck �H!mpu ti,omap4-mpu =�interconnect@40100000ti,omap5-l4-abesimple-pm-bus�@@�laap���@IIsegment@0simple-pm-bus0�  00@@PP``pp������������  00����������������      IIIII I I0I0I@I@IPIPI`I`IpIpI�I�I�I�I�I�I�I�I�I�I�I�IIIII I I0I0I�I�I�I�I�I�I�I�I�I�I�I�I�I�I�I�IIIII I I I I I I I III I target-module@22000ti,sysc-omap2ti,sysc� ��sysc � ��(�fck� I I mcbsp@0ti,omap4-mcbsp��I ��mpudma �\common B���!�"�txrx�okay�default��target-module@24000ti,sysc-omap2ti,sysc�@��sysc � ��0�fck�@I@I@mcbsp@0ti,omap4-mcbsp��I@��mpudma �\common B�����txrx�okay�default��target-module@26000ti,sysc-omap2ti,sysc�`��sysc � ��8�fck�`I`I`mcbsp@0ti,omap4-mcbsp��I`��mpudma �\common B�����txrx �disabledtarget-module@28000ti,sysc �disabled��I�I�target-module@2a000ti,sysc �disabled��I�I�target-module@2e000ti,sysc-omap4ti,sysc��� �revsysc� ���fck��I�I�dmic@0ti,omap4-dmic�I��mpudma �r��C�up_link �disabledtarget-module@30000ti,sysc �disabled�IItarget-module@32000ti,sysc-omap4ti,sysc�   �revsysc� ���fck� I I �okay�default��mcpdm@0ti,omap4-mcpdm�I �mpudma �p��A�B�up_linkdn_link���pdmclk(�target-module@38000ti,sysc-omap4-timerti,sysc��� �revsysc� ��H�fck��I�I�timer@0ti,omap5430-timer��I����HN�fcktimer_sys_ck �) Q�target-module@3a000ti,sysc-omap4-timerti,sysc��� �revsysc� ��P�fck��I�I�timer@0ti,omap5430-timer��I����PN�fcktimer_sys_ck �* Q�target-module@3c000ti,sysc-omap4-timerti,sysc��� �revsysc� ��X�fck��I�I�timer@0ti,omap5430-timer��I����XN�fcktimer_sys_ck �+ Qtarget-module@3e000ti,sysc-omap4-timerti,sysc��� �revsysc� ��`�fck��I�I�timer@0ti,omap5430-timer��I����`N�fcktimer_sys_ck �, Q�target-module@80000ti,sysc �disabled�IItarget-module@a0000ti,sysc �disabled� I I target-module@c0000ti,sysc �disabled� I I target-module@f1000ti,sysc-omap4ti,sysc� �revsysc1 � ���fck�IItarget-module@50000000ti,sysc-omap2ti,sysc�PPP�revsyscsyss �  ^ � �fck�PP@gpmc@50000000ti,omap4430-gpmc�P ����rxtx q }�fck��,<target-module@55082000ti,sysc-omap2ti,sysc�U U U �revsyscsyss � ���fck��rstctrl �U mmu@0ti,omap4-iommu� �d� �(�dsp ti,omap5-dsp �q ���p �o �omap5-dsp-fw.xe64T ��� �disabledipu@55020000 ti,omap5-ipu�U�l2ram ��� �� �omap5-ipu-fw.xem4 ��� �disabledtarget-module@4e000000ti,sysc-omap2ti,sysc�NN �revsysc � �Ndmm@0 ti,omap5-dmm� �qtarget-module@4c000000ti,sysc-omap4-simpleti,sysc�L�rev ���fck\ �Lemif@0 ti,emif-4d5� �n � � � target-module@4d000000ti,sysc-omap4-simpleti,sysc�M�rev ���fck\ �Memif@0 ti,emif-4d5� �o � � � target-module@4b501000ti,sysc-omap2ti,sysc�KP�KP�KP��revsyscsyss�  ���fck �KPaes@0 ti,omap4-aes�� �U��o�n�txrxtarget-module@4b701000ti,sysc-omap2ti,sysc�Kp�Kp�Kp��revsyscsyss�  ���fck �Kpaes@0 ti,omap4-aes�� �@��r�q�txrxtarget-module@4b100000ti,sysc-omap3-shamti,sysc�KKK�revsyscsyss �  ��(�fck �Ksham@0ti,omap4-sham� �3��w�rxbandgap@4a0021e0 �J!� J#, J#�,J#�< �~ti,omap5430-bandgap (target-module@56000000ti,sysc-omap4ti,sysc�V�V� �revsysc 1 � ���fck �Vtarget-module@58000000ti,sysc-omap2ti,sysc�XX �revsyss ��0��� � � �fckhdmi_clksys_clktv_clk �Xdss@0 ti,omap5-dss���okay ���fck �target-module@1000ti,sysc-omap2ti,sysc��revsyscsyss � 1  ���fck �dispc@0ti,omap5-dispc� � ���fcktarget-module@2000ti,sysc-omap2ti,sysc�   �revsyscsyss �  ���fck � encoder@0ti,omap5-rfbi� �disabled��J�fckicktarget-module@4000ti,sysc-omap2ti,sysc�@@@�revsyscsyss �  �@encoder@0 ti,omap5-dsi�@@�protophypll �5 �disabled���  �fcksys_clktarget-module@9000ti,sysc-omap2ti,sysc�����revsyscsyss �  ��encoder@0 ti,omap5-dsi�@@�protophypll �7 �disabled���  �fcksys_clktarget-module@40000ti,sysc-omap4ti,sysc� �revsysc��� � �fckdss_clk �encoder@0ti,omap5-hdmi �����wppllphycore �e�okay�� �  �fcksys_clk��L �audio_tx�default�� *�portendpoint 6�(�regulator-abb-mpu ti,abb-v2�abb_mpu� F2 W �J�|�J�`J!�J��3�base-addressint-addressefuse-addressldo-address g� � �0 �,����regulator-abb-mm ti,abb-v2�abb_mm� F2 W �J�|�J�`J!�J��3�base-addressint-addressefuse-addressldo-address g� � �0 �����fixedregulator-vmainregulator-fixed�vmain�LK@�LK@(�fixedregulator-vsys_cobraregulator-fixed �vsys_cobra ���LK@�LK@(fixedregulator-mmcsdregulator-fixed �vmmcsd_fixed�-���-��(�sdhci0_pwrseqmmc-pwrseq-simple�� �ext_clock(�fixedregulator-mmcsdioregulator-fixed�vmmcsdio_fixed�w@�w@ �� d �p�default��(�hsusb2_phyusb-nop-xceiv ���+ �main_clk�$�(mhsusb3_phyusb-nop-xceiv ��(nencoder ti,tpd12s015�default��<�� � ���portsport@0�endpoint 6�(�port@1�endpoint 6�(�connectorhdmi-connector �hdmi�bportendpoint 6�(�soundti,abe-twl6040 �omap5-uevm � $� � �� "Headset StereophoneHSOLHeadset StereophoneHSORLine OutAUXLLine OutAUXRHSMICHeadset MicHeadset MicHeadset Mic BiasAFMLLine InAFMRLine Inmemory@80000000�memory��gpio_keys gpio-keys���defaultpower-button �Power Button 3t ��leds gpio-ledsled@1 �board:green:usr0 �� >offled@2 �board:red:usr1 �� >offled@3 �board:blue:usr1 �� >off #address-cells#size-cellscompatibleinterrupt-parentmodelstdout-pathi2c0i2c1i2c2i2c3i2c4mmc0mmc1mmc2mmc3mmc4serial0serial1serial2serial3serial4serial5rproc0rproc1display0ethernetdevice_typeregoperating-pointsclocksclock-namesclock-latency#cooling-cellscpu0-supplyphandlepolling-delay-passivepolling-delaythermal-sensorscoefficientstemperaturehysteresistripcooling-deviceinterruptsinterrupt-controller#interrupt-cellspower-domainsrangesdma-rangesreg-namesti,sysc-sidle#clock-cellsclock-output-namesti,index-starts-at-oneclock-multclock-div#power-domain-cells#reset-cellsti,bit-shiftti,max-div#pinctrl-cellspinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0pinctrl-single,pinsti,sysc-maskti,syss-maskti,gpio-always-ongpio-controller#gpio-cellsti,no-reset-on-initti,no-idleti,timer-alwonassigned-clocksassigned-clock-parentsstatussysconregulator-nameregulator-min-microvoltregulator-max-microvoltclock-frequencyti,index-power-of-twoti,dividersassigned-clock-ratesti,sysc-midleutmi-modeextconvbus-supplyinterrupt-namesphysphy-namesdr_mode#dma-cellsdma-channelsdma-requestsport2-modeport3-moderemote-wakeup-connectedresetsreset-names#iommu-cellssyscon-phy-power#phy-cells#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rx#hwlock-cellsports-implementedinterrupts-extendedti,timer-pwmgpio-hoggpiosoutput-highline-nameti,system-power-controllerti,mux-pad1ti,mux-pad2ti,enable-vbus-detectionti,enable-id-detectionti,wakeupid-gpiosti,backup-battery-chargeableti,backup-battery-charge-high-current#io-channel-cellsti,channel0-current-microampti,channel3-current-microampti,ldo6-vibratorsmps123-in-supplysmps45-in-supplysmps6-in-supplysmps7-in-supplysmps8-in-supplysmps9-in-supplysmps10_out2-in-supplysmps10_out1-in-supplyldo1-in-supplyldo2-in-supplyldo3-in-supplyldo4-in-supplyldo5-in-supplyldo6-in-supplyldo7-in-supplyldo8-in-supplyldo9-in-supplyldoln-in-supplyldousb-in-supplyregulator-always-onregulator-boot-onti,smps-rangewakeup-sourcevio-supplyv2v1-supplyenable-active-highti,audpwron-gpioti,spi-num-csdmasdma-namesti,dual-voltti,needs-special-resetpbias-supplyvmmc-supplybus-widthmmc-pwrseqnon-removablecap-power-off-cardref-clock-frequencyti,non-removablesramti,buffer-sizeti,timer-dspti,no-idle-on-initgpmc,num-csgpmc,num-waitpinsti,iommu-bus-err-backti,bootregiommusfirmware-namemboxesphy-typehw-caps-read-idle-ctrlhw-caps-ll-interfacehw-caps-temp-alert#thermal-sensor-cellsvdda-supplyremote-endpointti,settling-timeti,clock-cyclesti,tranxdone-status-maskti,ldovbb-override-maskti,ldovbb-vset-maskti,abb_infovin-supplystartup-delay-usreset-gpioslabelti,modelti,jack-detectionti,mclk-freqti,mcpdmti,twl6040ti,audio-routinglinux,codedefault-state