� ����8��( I�tZII RPU2 Board!zii,imx7d-rpu2fsl,imx7dchosen4,/soc/bus@30800000/spba-bus@30800000/serial@30890000aliases 8/soc/bus@30000000/gpio@30200000 >/soc/bus@30000000/gpio@30210000 D/soc/bus@30000000/gpio@30220000 J/soc/bus@30000000/gpio@30230000 P/soc/bus@30000000/gpio@30240000 V/soc/bus@30000000/gpio@30250000 \/soc/bus@30000000/gpio@30260000b/soc/bus@30800000/i2c@30a20000g/soc/bus@30800000/i2c@30a30000l/soc/bus@30800000/i2c@30a40000q/soc/bus@30800000/i2c@30a50000v/soc/bus@30800000/mmc@30b40000{/soc/bus@30800000/mmc@30b50000�/soc/bus@30800000/mmc@30b600004�/soc/bus@30800000/spba-bus@30800000/serial@308600004�/soc/bus@30800000/spba-bus@30800000/serial@308900004�/soc/bus@30800000/spba-bus@30800000/serial@30880000"�/soc/bus@30800000/serial@30a60000"�/soc/bus@30800000/serial@30a70000"�/soc/bus@30800000/serial@30a80000"�/soc/bus@30800000/serial@30a900001�/soc/bus@30800000/spba-bus@30800000/spi@308200001�/soc/bus@30800000/spba-bus@30800000/spi@308300001�/soc/bus@30800000/spba-bus@30800000/spi@30840000�/soc/bus@30400000/spi@30630000�/soc/bus@30800000/usb@30b10000�/soc/bus@30800000/usb@30b20000�/soc/bus@30800000/usb@30b30000cpusidle-states�pscicpu-sleep-wait!arm,idle-state�d&26�Gcpu@0!arm,cortex-a7Ocpu[_;]�o�l}����� �speed_grade�Gcpu@1!arm,cortex-a7Ocpu[_;]����GWopp-table!operating-points-v2�Gopp-792000000�/4��B@�I� !opp-996000000�;]�����I� !opp-1200000000�G����(�I�!clock-cki !fixed-clock-_�:ckilG!clock-osc !fixed-clock-_n6:oscG"usbphynop1!usb-nop-xceiv}� Mmain_clkYGIusbphynop3!usb-nop-xceiv}n Mmain_clkdYGKpmu!arm,cortex-a7-pmur �\�replicator !arm,coresight-static-replicatorout-portsport@0[endpoint� Gport@1[endpoint� Gin-portsportendpoint� Gtimer!arm,armv7-timer�r 0�   soc !simple-busr�funnel@30041000+!arm,coresight-dynamic-funnelarm,primecell[0}J Mapb_pclkin-portsportendpoint� Gport@1[endpoint�GXout-portsportendpoint�Getm@3007c000"!arm,coresight-etm3xarm,primecell[0��}J Mapb_pclkout-portsportendpoint�G funnel@30083000+!arm,coresight-dynamic-funnelarm,primecell[00}J Mapb_pclkin-portsport@0[endpoint�Gport@1[endpointout-portsportendpoint�Getf@30084000 !arm,coresight-tmcarm,primecell[0@}J Mapb_pclkin-portsportendpoint�Gout-portsportendpoint�G etr@30086000 !arm,coresight-tmcarm,primecell[0`}J Mapb_pclkin-portsportendpoint�G tpiu@30087000!!arm,coresight-tpiuarm,primecell[0p}J Mapb_pclkin-portsportendpoint�G interrupt-controller@31001000!arm,cortex-a7-gic � ��r  [11 1@ 1` G bus@30000000!fsl,aips-bussimple-bus[0@�gpio@30200000!fsl,imx7d-gpiofsl,imx35-gpio[0 �@A�� ".default<4Fusb_1_en_busb_2_en_bG>gpio@30210000!fsl,imx7d-gpiofsl,imx35-gpio[0!�BC��" .default<�F12v_out_en_112v_out_en_212v_out_en_328v_out_en_528v_out_en_128v_out_en_228v_out_en_328v_out_en_4usb_3_en_busb_4_en_bG\gpio@30220000!fsl,imx7d-gpiofsl,imx35-gpio[0"�DE��"-G@gpio@30230000!fsl,imx7d-gpiofsl,imx35-gpio[0#�FG��"JG+gpio@30240000!fsl,imx7d-gpiofsl,imx35-gpio[0$�HI��"bgpio@30250000!fsl,imx7d-gpiofsl,imx35-gpio[0%�JK��"tgpio@30260000!fsl,imx7d-gpiofsl,imx35-gpio[0&�LM��"�watchdog@30280000!fsl,imx7d-wdtfsl,imx21-wdt[0( �N}B Vdisabledwatchdog@30290000!fsl,imx7d-wdtfsl,imx21-wdt[0) �O}� Vdisabledwatchdog@302a0000!fsl,imx7d-wdtfsl,imx21-wdt[0* � }� Vdisabledwatchdog@302b0000!fsl,imx7d-wdtfsl,imx21-wdt[0+ �m}� Vdisabledpinctrl@302c0000!fsl,imx7d-iomuxc-lpsr[0,]Gdac1grpkD@8GFdac2grpkH@8G;dac3grpkL@8GCswitchgrpk8GPtimer@302d0000!fsl,imx7d-gptfsl,imx6sx-gpt[0- �7}..Mipgpertimer@302e0000!fsl,imx7d-gptfsl,imx6sx-gpt[0. �6}22Mipgper Vdisabledtimer@302f0000!fsl,imx7d-gptfsl,imx6sx-gpt[0/ �5}66Mipgper Vdisabledtimer@30300000!fsl,imx7d-gptfsl,imx6sx-gpt[00 �4}::Mipgper Vdisabledkeypad@30320000!fsl,imx7d-kppfsl,imx21-kpp[02 �P}� Vdisabledpinctrl@30330000!fsl,imx7d-iomuxc[03Gecspi1grp`kh�$l�,p�(t�YG*enet1grpPk�h� X�D�H�L�P�T�@�,�0�4�8�<�GOenet2grp8k������� ��xt�x�|�����,�GUflexcan1grp0k$|�Y(�YG2flexcan1stbygrpklYG_flexcan2grp0k,��Y0�YG4flexcan2stbygrpkpYG`gpio1grp0kt xGgpio2grp�k4�8�<�@�D�H�L�P�\�`�Gi2c1grp0kL��@H��@G6i2c2grp0kT��@P��@G:i2c3grp0k\��@X��@GBi2c3gpiogrp0k\�@X�@i2c4grp0kd��@`��@GEi2c4gpiogrp0k�@�@debuggrpkT�YG[sai1grpHkt�x� |0G.sai2grpHk ����(�0G/sai3grpHk<��D��@�0G0tpa6130-1grpk�@8GGtpa6130-2grpk �@8G?tpa6130-3grpk$�@8GDuart2grp0k0��y4�yG,uart4grp0k�0 y�4yGHusdhc1grp�k�Y�� Y�Y�Y�YGMusdhc3grpk�DY�@�HY�LY�PY�TY�XY�\Y�`Y�dY�lYGNiomuxc-gpr@30340000<!fsl,imx7d-iomuxc-gprfsl,imx6q-iomuxc-gprsysconsimple-mfd[04G1mux-controller !mmio-muxt�Gcsi-mux !video-mux� Vdisabledport@0[port@1[endpoint�G)port@2[endpoint�G&efuse@30350000!fsl,imx7d-ocotpsyscon[05}�calib@3c[<Gfuse-grade@10[Ganatop@303600004!fsl,imx7d-anatopfsl,imx6q-anatopsysconsimple-mfd[06�13Gregulator-vdd1p0d!fsl,anatop-regulator�vdd1p0d� 5�O���0 5CO�VG#regulator-vdd1p2!fsl,anatop-regulator�vdd1p2����� � �0��C� VG$tempmon!fsl,imx7d-tempmonr �1h��calibtemp_grade}snvs@30370000#!fsl,sec-v4.0-monsysconsimple-mfd[07G snvs-rtc-lp!fsl,sec-v4.0-mon-rtc-lpt �4�}� Msnvs-rtc Vdisabledsnvs-powerkey!fsl,sec-v4.0-pwrkeyt  �}� Msnvs-pwrkey{t� Vdisabledclock-controller@30380000!fsl,imx7d-ccm[08�UV-}!" Mckilosc���4�Greset-controller@30390000!fsl,imx7d-srcsyscon[09 �Y�G(gpc@303a0000!fsl,imx7d-gpc[0:� �W�r �Gpgcpower-domain@0�[�#G'power-domain@1�[�#GYpower-domain@2�[�$Gbus@30400000!fsl,aips-bussimple-bus[0@@�adc@30610000!fsl,imx7d-adc[0a �b}�Madc�Vokay�%G]adc@30620000!fsl,imx7d-adc[0b �c}�Madc�Vokay�%G^spi@30630000 !fsl,imx7d-ecspifsl,imx51-ecspi[0c �"}  Mipgper Vdisabledpwm@30640000!fsl,vf610-ftm-pwm[0d �'Mftm_sysftm_extftm_fixftm_cnt_clk_en } Vdisabledpwm@30650000!fsl,vf610-ftm-pwm[0e �'Mftm_sysftm_extftm_fixftm_cnt_clk_en }"""" Vdisabledpwm@30660000!fsl,imx7d-pwmfsl,imx27-pwm[0f �Q}Mipgper Vdisabledpwm@30670000!fsl,imx7d-pwmfsl,imx27-pwm[0g �R}Mipgper Vdisabledpwm@30680000!fsl,imx7d-pwmfsl,imx27-pwm[0h �S}Mipgper Vdisabledpwm@30690000!fsl,imx7d-pwmfsl,imx27-pwm[0i �T}Mipgper Vdisabledcsi@30710000 !fsl,imx7-csi[0q �}�F�Maximclkdcic Vdisabledportendpoint�&Glcdif@30730000 !fsl,imx7d-lcdiffsl,imx28-lcdif[0s �}~~Mpixaxi Vdisabledmipi-csi@30750000!fsl,imx7-mipi-csi2[0u �}���Mpclkwrapphyd'#( Vdisabledportsport@0[port@1[endpoint�)Gpcie-phy@306d0000!fsl,imx7d-pcie-phy[0m VdisabledGZbus@30800000!fsl,aips-bussimple-bus[0�@�spba-bus@30800000!fsl,spba-bussimple-bus[0��spi@30820000 !fsl,imx7d-ecspifsl,imx51-ecspi[0� �}��MipgperVokay.default<* %+flash@0!jedec,spi-nor.1-[spi@30830000 !fsl,imx7d-ecspifsl,imx51-ecspi[0� � }Mipgper Vdisabledspi@30840000 !fsl,imx7d-ecspifsl,imx51-ecspi[0� �!}Mipgper Vdisabledserial@30860000!fsl,imx7d-uartfsl,imx6q-uart[0� �}��Mipgper Vdisabledserial@30890000!fsl,imx7d-uartfsl,imx6q-uart[0� �}��MipgperVokay.default<,��@serial@30880000!fsl,imx7d-uartfsl,imx6q-uart[0� �}��Mipgper Vdisabledsai@308a0000W!fsl,imx7d-saifsl,imx6sx-sai[0� �_ }����Mbusmclk1mclk2mclk3hrxtx r-- Vokay.default<.���@��2�Gcsai@308b0000W!fsl,imx7d-saifsl,imx6sx-sai[0� �` }����Mbusmclk1mclk2mclk3hrxtx r- - Vokay.default</���@��2�Ggsai@308c0000W!fsl,imx7d-saifsl,imx6sx-sai[0� �2 }����Mbusmclk1mclk2mclk3hrxtx r- - Vokay.default<0���@��2�Gkcrypto@30900000 !fsl,sec-v4.0[0� �0� �[}�Z Mipgaclkjr@1000!fsl,sec-v4.0-job-ring[ �ijr@2000!fsl,sec-v4.0-job-ring[  �jjr@3000!fsl,sec-v4.0-job-ring[0 �rcan@30a00000$!fsl,imx7d-flexcanfsl,imx6q-flexcan[0� �n}��Mipgper w1Vokay.default<2�3can@30a10000$!fsl,imx7d-flexcanfsl,imx6q-flexcan[0� �o}��Mipgper w1Vokay.default<4�5i2c@30a20000!fsl,imx7d-i2cfsl,imx21-i2c[0� �#}�Vokay_��.default<6pmic@8!fsl,pfuze3000[regulatorssw1a� �`�2Z����jGsw1b� �`������jsw2��`�:���sw3� ���-P��swbst�LK@�N�0vsnvs�B@�-����vrefddr��vldo1�w@�2Z��vldo2� 5����vccsd�+|��2Z��v33�+|��2Z��G=vldo3�w@�2Z��vldo4�w@�2Z��clkgen@4e!cirrus,cs2000-cp[N-Mclk_inref_clk}78�9�n6G9eeprom@50 !atmel,24c04[Peeprom@52 !atmel,24c04[Ri2c@30a30000!fsl,imx7d-i2cfsl,imx21-i2c[0� �$}�Vokay_��.default<:codec@18!ti,tlv320dac3100.default<;[W�<�<�<�<<= >Ghamp@60 !ti,tpa6130a2.default<?[` (@3AGfi2c@30a40000!fsl,imx7d-i2cfsl,imx21-i2c[0� �%}�Vokay_��.default<Bcodec@18!ti,tlv320dac3100.default<C[W�<�<�<�<<= >Glamp@60 !ti,tpa6130a2.default<D[` (@3AGji2c@30a50000!fsl,imx7d-i2cfsl,imx21-i2c[0� �&}�Vokay_��.default<Ecodec@18!ti,tlv320dac3100.default<F[W�<�<�<�<<= >Gdamp@60 !ti,tpa6130a2.default<G[` (@3AGbserial@30a60000!fsl,imx7d-uartfsl,imx6q-uart[0� �}��MipgperVokay.default<H��@ rave-sp!zii,rave-sp-rdu2>B@watchdog!zii,rave-sp-watchdogeeprom@a3!zii,rave-sp-eeprom[�@ Lmain-eepromserial@30a70000!fsl,imx7d-uartfsl,imx6q-uart[0� �}��Mipgper Vdisabledserial@30a80000!fsl,imx7d-uartfsl,imx6q-uart[0� �}��Mipgper Vdisabledserial@30a90000!fsl,imx7d-uartfsl,imx6q-uart[0� �~}��Mipgper Vdisabledmailbox@30aa0000!fsl,imx7s-mufsl,imx6sx-mu[0� �X}�\ Vdisabledmailbox@30ab0000!fsl,imx7s-mufsl,imx6sx-mu[0� �a}�\h Vdisabledusb@30b10000!fsl,imx7d-usbfsl,imx27-usb[0� �+}�vI�J��Vokay�host�usb@30b30000!fsl,imx7d-usbfsl,imx27-usb[0� �(}�vK�L�hsic�host�� Vdisabledusbmisc@30b10200�$!fsl,imx7d-usbmiscfsl,imx6q-usbmisc[0�GJusbmisc@30b30200�$!fsl,imx7d-usbmiscfsl,imx6q-usbmisc[0�GLmmc@30b40000!!fsl,imx7d-usdhcfsl,imx6sl-usdhc[0� �}�V� Mipgahbper�Vokay.default<M���mmc@30b50000!!fsl,imx7d-usdhcfsl,imx6sl-usdhc[0� �}�V� Mipgahbper� Vdisabledmmc@30b60000!!fsl,imx7d-usdhcfsl,imx6sl-usdhc[0� �}�V� Mipgahbper�Vokay.default<N���spi@30bb0000!fsl,imx7d-qspi[0�`QuadSPIQuadSPI-memory �k}�� Mqspi_enqspi Vdisableddma-controller@30bd0000!fsl,imx7d-sdmafsl,imx35-sdma[0� �}��Mipgahb$/imx/sdma/sdma-imx7d.binG-ethernet@30be0000!fsl,imx7d-fecfsl,imx6sx-fec[0�Hint0int1int2pps0�xvwy(}�R�*�"Mipgahbptpenet_clk_refenet_outXj w1Vokay.default<O���@+���|rgmiiGQfixed-linkF��mdioVokayswitch@0!marvell,mv88e6085.default<P[�r>���portsport@0[�eth_cu_1000_1port@1[�eth_cu_1000_2port@2[�picfixed-linkFd�port@5[�cpu�Q |rgmii-idfixed-linkF��port@6[ �gigabit_proc�R |rgmii-idfixed-linkF��usb@30b20000!fsl,imx7d-usbfsl,imx27-usb[0� �*}�vS�T��Vokay�host�usbmisc@30b20200�$!fsl,imx7d-usbmiscfsl,imx6q-usbmisc[0�GTethernet@30bf0000!fsl,imx7d-fecfsl,imx6sx-fec[0�Hint0int1int2pps0�fdeg(}�R�*�"Mipgahbptpenet_clk_refenet_outXj w1Vokay.default<U���@+���|rgmii�GRfixed-linkF��dma-apbh@33000000&!fsl,imx7d-dma-apbhfsl,imx28-dma-apbh[3 0�    Hgpmi0gpmi1gpmi2gpmi3$�}�GVnand-controller@33002000!fsl,imx7d-gpmi-nand[3 3@@gpmi-nandbch �Hbch}��Mgpmi_iogpmi_bch_apbrVhrx-tx Vdisabled��@(etm@3007d000"!arm,coresight-etm3xarm,primecell[0�� �V�W}J Mapb_pclkout-portsportendpoint�XGpcie@33800000!fsl,imx7d-pcie[3�@O� dbiconfigOpci��0ՁO��@@�� �zHmsi���  } | { z}r+vMpciepcie_buspcie_phy�sw@)+dY(((+pciephyappsturnoff7Z Vdisabledusbphynop2!usb-nop-xceiv}� Mmain_clkYGSoscillator !fixed-clock-_wG8dummy-oscillator !fixed-clock-_G7gpio-leds !gpio-leds<[.defaultled-debug�zii:green:debug1 (\ Jheartbeatiio-hwmon !iio-hwmon(`]]]]^regulator-can1-stby!regulator-fixed.default<_ �can1-3v3�2Z��2Z� .> lG3regulator-can2-stby!regulator-fixed.default<` �can2-3v3�2Z��2Z� .>lG5regulator-vref-1v8!regulator-fixed �vref-1v8�w@�w@�G%regulator-3p3v!regulator-fixed�GEN_3V3�2Z��2Z��G<regulator-5p0v-main!regulator-fixed�5V_MAIN�LK@�LK@�GAsound1!simple-audio-cardAudio Output 1�i2s�a�a�HeadphoneHeadphone JackD Headphone JackHPLEFTHeadphone JackHPRIGHTLEFTINHPLRIGHTINHPR $bsimple-audio-card,cpu ?csimple-audio-card,codec ?d}9Gasound2!simple-audio-cardAudio Output 2�i2s�e�e�HeadphoneHeadphone JackD Headphone JackHPLEFTHeadphone JackHPRIGHTLEFTINHPLRIGHTINHPR $fsimple-audio-card,cpu ?gsimple-audio-card,codec ?h}9Gesound3!simple-audio-cardAudio Output 3�i2s�i�i�HeadphoneHeadphone JackD Headphone JackHPLEFTHeadphone JackHPRIGHTLEFTINHPLRIGHTINHPR $jsimple-audio-card,cpu ?ksimple-audio-card,codec ?l}9Gi #address-cells#size-cellsmodelcompatiblestdout-pathgpio0gpio1gpio2gpio3gpio4gpio5gpio6i2c0i2c1i2c2i2c3mmc0mmc1mmc2serial0serial1serial2serial3serial4serial5serial6spi0spi1spi2spi3usb0usb1usb2entry-methodarm,psci-suspend-paramlocal-timer-stopentry-latency-usexit-latency-usmin-residency-usphandledevice_typeregclock-frequencyclock-latencyclockscpu-idle-statesoperating-points-v2#cooling-cellsnvmem-cellsnvmem-cell-namescpu-supplyopp-sharedopp-hzopp-microvoltclock-latency-nsopp-supported-hwopp-suspend#clock-cellsclock-output-namesclock-names#phy-cellspower-domainsinterrupt-parentinterruptsinterrupt-affinityremote-endpointarm,cpu-registers-not-fw-configuredrangescpu#interrupt-cellsinterrupt-controllergpio-controller#gpio-cellsgpio-rangespinctrl-namespinctrl-0gpio-line-namesstatusfsl,input-selfsl,pins#mux-control-cellsmux-reg-masksmux-controlsregulator-nameregulator-min-microvoltregulator-max-microvoltanatop-reg-offsetanatop-vol-bit-shiftanatop-vol-bit-widthanatop-min-bit-valanatop-min-voltageanatop-max-voltageanatop-enable-bitfsl,tempmonregmaplinux,keycodewakeup-sourceassigned-clocksassigned-clock-rates#reset-cells#power-domain-cellspower-supply#io-channel-cellsvref-supply#pwm-cellsphy-supplyresetscs-gpiosspi-max-frequencyassigned-clock-parents#sound-dai-cellsdma-namesdmasfsl,stop-modexceiver-supplyregulator-boot-onregulator-always-onregulator-ramp-delayHPVDD-supplySPRVDD-supplySPLVDD-supplyAVDD-supplyIOVDD-supplyDVDD-supplygpio-resetpower-gpioVdd-supplycurrent-speedzii,eeprom-name#mbox-cellsfsl,mu-side-bfsl,usbphyfsl,usbmiscphy-clkgate-delay-usdr_modedisable-over-currentphy_type#index-cellsbus-widthno-1-8-vno-sdiokeep-power-in-suspendnon-removableno-sdreg-names#dma-cellsfsl,sdma-ram-script-nameinterrupt-namesfsl,num-tx-queuesfsl,num-rx-queuesphy-modefull-duplexeeprom-lengthlabelethernetfsl,magic-packetdma-channelsarm,primecell-periphidbus-rangenum-lanesinterrupt-map-maskinterrupt-mapfsl,max-link-speedreset-namesfsl,imx7d-pcie-phylinux,default-triggerio-channelsenable-active-highsimple-audio-card,namesimple-audio-card,formatsimple-audio-card,bitclock-mastersimple-audio-card,frame-mastersimple-audio-card,widgetssimple-audio-card,routingsimple-audio-card,aux-devssound-dai