� ��9c85T(5/Qualcomm Technologies, Inc. IPQ8074/AP-HK10-C2"!qcom,ipq8074-hk10-c2qcom,ipq8074,clockssleep_clk !fixed-clock=�MZxo !fixed-clock=$�MZcpuscpu@0bcpu!arm,cortex-a53nr�pscicpu@1bcpu!arm,cortex-a53�pscinrcpu@2bcpu!arm,cortex-a53�pscinrcpu@3bcpu!arm,cortex-a53�pscinrl2-cache!cache�Zpmu!arm,cortex-a53-pmu �psci !arm,psci-1.0�smcreserved-memory�smem@4ab00000 !qcom,smemnJ���memory@4ac00000�nJ�@firmwarescm!qcom,scm-ipq8074qcom,scmsoc����� !simple-busphy@58000!qcom,ipq8074-qmp-usb3-phyn�������auxcfg_ahbref�,- �phycommon �disabledphy@58200 n�0����D�M���pipe0�usb3phy_1_cc_pipe_clkZphy@59000!qcom,ipq8074-qusb2-phyn��� �� �cfg_ahbref�0 �disabledZphy@78000!qcom,ipq8074-qmp-usb3-phyn����{�auxcfg_ahbref�)* �phycommon �disabledphy@78200 n�0����D�M���pipe0�usb3phy_0_cc_pipe_clkZphy@79000!qcom,ipq8074-qusb2-phyn��� � �cfg_ahbref�/ �disabledZphy@84000!qcom,ipq8074-qmp-gen3-pcie-phyn@���po �auxcfg_ahb�NO �phycommon�okayphy@84200 nBlDH�L��M�s�pipe0�pcie20_phy0_pipe_clkZphy@8e000!qcom,ipq8074-qmp-pcie-phyn����vu �auxcfg_ahb�RS �phycommon�okayphy@8e200n�0����M�y�pipe0�pcie20_phy1_pipe_clkZmdio@90000!qcom,ipq4019-mdion d���gcc_mdio_ahb_clk �disabledrng@e3000 !qcom,prng-een0�(�core �disableddma-controller@704000!qcom,bam-v1.7.0np@ �����bam_clk  �disabledZcrypto@73a000!qcom,crypto-v5.1ns�`�����ifacebuscore5:rxtx �disabledpinctrl@1000000!qcom,ipq8074-pinctrln0 ��DTF`l�Zserial4-pinmux�gpio23gpio24 �blsp4_uart1��Z i2c-0-pinmux�gpio42gpio43 �blsp1_i2c��Z spi-0-pins�gpio38gpio39gpio40gpio41 �blsp0_spi��Z hsuart-pins�gpio46gpio47gpio48gpio49 �blsp2_uart��Z qpic-pinsb�gpio1gpio3gpio4gpio5gpio6gpio7gpio8gpio10gpio11gpio12gpio13gpio14gpio15gpio16gpio17�qpic��Zgcc@1800000!qcom,gcc-ipq8074n�M��Zhwlock@1905000!qcom,tcsr-mutexn�P�Zspmi@200f000!qcom,spmi-pmic-arb(n�@���� ��corechnlsobsrvrintrcnfg �� �periph_irql�mmc@7824900!qcom,sdhci-msm-v4n�I�@�hccore�{��hc_irqpwr_irq����ifacecorexo�1�`+8GV �disableddma-controller@7884000!qcom,bam-v1.7.0n�@� ����bam_clk Zserial@78af000%!qcom,msm-uartdm-v1.4qcom,msm-uartdmn�� �k�" �coreiface �disabledserial@78b1000%!qcom,msm-uartdm-v1.4qcom,msm-uartdmn� �2�$ �coreiface5:txrx` jdefault �disabledserial@78b3000%!qcom,msm-uartdm-v1.4qcom,msm-uartdmn�0 �4�& �coreiface` jdefault�okayspi@78b5000!qcom,spi-qup-v2.2.1n�P �_x���� �coreiface5  :txrx` jdefault�okayflash@0!jedec,spi-nornx���i2c@78b6000!qcom,i2c-qup-v2.2.1n�` �`� �coreiface=�5:txrx` jdefault �disabledi2c@78b7000!qcom,i2c-qup-v2.2.1n�p �a� �coreiface=��5:txrx �disabledi2c@78b9000!qcom,i2c-qup-v2.2.1n�� �+� �coreiface=�5:txrx �disabledi2c@78ba000!qcom,i2c-qup-v2.2.1n�� �,�  �coreiface=��5:txrx �disableddma-controller@7984000!qcom,bam-v1.7.0n�@� ���)�bam_clk �okayZ nand-controller@79b0000!qcom,ipq8074-nandn��*) �coreaon5   :txrxcmd`jdefault�okaynand@0n���usb@8af8800!qcom,ipq8074-dwc3qcom,dwc3n��� �|}�~�cfg_noccoresleepmock_utmi�|}~ ��tP�tP$���+ �disabledusb@8a00000 !snps,dwc3n�� ����usb2-phyusb3-phy,E^hostusb@8cf8800!qcom,ipq8074-dwc3qcom,dwc3nψ� ������cfg_noccoresleepmock_utmi���� ��tP�tP$���. �disabledusb@8c00000 !snps,dwc3n�� �c��usb2-phyusb3-phy,E^hostinterrupt-controller@b000000!qcom,msm-qgic2l�n   � ��Zv2m@0!arm,gic-v2m-framefn�watchdog@b017000!qcom,kpss-wdtn p ��umailbox@b111000!qcom,ipq8074-apcs-apps-globaln M�timer@b120000�!arm,armv7-timer-memn frame@b120000��n   frame@b123000� � n 0 �disabledframe@b124000� � n @ �disabledframe@b125000� � n P �disabledframe@b126000� � n ` �disabledframe@b127000� � n p �disabledframe@b128000� �n � �disabledpci@10000000!qcom,pcie-ipq8074 n �� �dbielbiparfconfigbpci������pciephy0�� �""� �U�msi��������(�zwxuv�ifaceaxi_maxi_sahbaux8�|}~���/�pipesleepstickyaxi_maxi_sahbaxi_m_sticky�okay �=pci@20000000!qcom,pcie-ipq8074-gen3(n   � @ �dbielbiatuparfconfigbpci�������pciephy0�� � " "� �4�msi����KNOS(�tqr��#�ifaceaxi_maxi_saxi_bridgerchng@�uvwxyz{�<�pipesleepstickyaxi_maxi_sahbaxi_m_stickyaxi_s_sticky�okay �:timer!arm,armv8-timer0�aliases�/soc/serial@78b3000chosenserial0memorybmemoryn@  #address-cells#size-cellsmodelcompatibleinterrupt-parentclock-frequency#clock-cellsphandledevice_typeregnext-level-cacheenable-methodcache-levelinterruptsrangesno-maphwlocksclocksclock-namesresetsreset-namesstatus#phy-cellsclock-output-names#dma-cellsqcom,eeqcom,controlled-remotelydmasdma-namesgpio-controllergpio-ranges#gpio-cellsinterrupt-controller#interrupt-cellspinsfunctiondrive-strengthbias-disable#power-domain-cells#reset-cells#hwlock-cellsreg-namesinterrupt-namesqcom,channelcell-indexmax-frequencymmc-ddr-1_8vmmc-hs200-1_8vmmc-hs400-1_8vbus-widthpinctrl-0pinctrl-namesspi-max-frequencynand-ecc-strengthnand-ecc-step-sizenand-bus-widthassigned-clocksassigned-clock-ratespower-domainsphysphy-namessnps,is-utmi-l1-suspendsnps,hird-thresholdsnps,dis_u2_susphy_quirksnps,dis_u3_susphy_quirkdr_modemsi-controllertimeout-sec#mbox-cellsframe-numberlinux,pci-domainbus-rangenum-lanesinterrupt-map-maskinterrupt-mapperst-gpiosmax-link-speedserial0stdout-path