� ��m8g(f�Xavnet,ultra96-rev1avnet,ultra96xlnx,zynqmp-zcu100-revCxlnx,zynqmp-zcu100xlnx,zynqmp &Avnet Ultra96 Rev1cpus cpu@0arm,cortex-a53,cpu8psciFZ^n cpu@1arm,cortex-a53,cpu8psciZF^cpu@2arm,cortex-a53,cpu8psciZF^cpu@3arm,cortex-a53,cpu8psciZF^idle-statesupscicpu-sleep-0arm,idle-state�@��,�X�'�cpu-opp-tableoperating-points-v2��opp00�G����B@� opp01�#�E��B@� opp02�׃��B@� opp03����B@� zynqmp_ipixlnx,zynqmp-ipi-mailbox &#1 =mailbox@ff990400@Z��� ��� ��� ��� XDlocal_request_regionlocal_response_regionremote_request_regionremote_response_regionN1�dccarm,dccZokaypmuarm,armv8-pmuv30&����psci arm,psci-0.2?smcfirmwarezynqmp-firmwarexlnx,zynqmp-firmwarea?smc� zynqmp-powerxlnx,zynqmp-power &#u|txrxnvmem_firmwarexlnx,zynqmp-nvmem-fw soc_revision@0Zpcapxlnx,zynqmp-pcap-fpga� zynqmp-aesxlnx,zynqmp-aesreset-controllerxlnx,zynqmp-reset��pinctrlxlnx,zynqmp-pinctrlZokayi2c1-default�mux �i2c1_1_grp�i2c1conf �i2c1_1_grp���i2c1-gpio�mux�gpio0_4_grpgpio0_5_grp�gpio0conf�gpio0_4_grpgpio0_5_grp��sdhci0-default�mux �sdio0_3_grp�sdio0conf �sdio0_3_grp���mux-cd�sdio0_cd_0_grp �sdio0_cdconf-cd�sdio0_cd_0_grp����sdhci1-default�mux �sdio1_2_grp�sdio1conf �sdio1_2_grp���spi0-default�mux �spi0_3_grp�spi0conf �spi0_3_grp���mux-cs�spi0_ss_9_grp�spi0_ssconf-cs�spi0_ss_9_grp�spi1-default�mux �spi1_0_grp�spi1conf �spi1_0_grp���mux-cs�spi1_ss_0_grp�spi1_ssconf-cs�spi1_ss_0_grp�uart0-default�mux �uart0_0_grp�uart0conf �uart0_0_grp��conf-rx�MIO3�conf-tx�MIO2�uart1-default�mux �uart1_0_grp�uart1conf �uart1_0_grp��conf-rx�MIO1�conf-tx�MIO0�usb0-default�mux �usb0_0_grp�usb0conf �usb0_0_grp��conf-rx�MIO52MIO53MIO55�conf-tx6�MIO54MIO56MIO57MIO58MIO59MIO60MIO61MIO62MIO63�usb1-default� mux �usb1_0_grp�usb1conf �usb1_0_grp��conf-rx�MIO64MIO65MIO67�conf-tx6�MIO66MIO68MIO69MIO70MIO71MIO72MIO73MIO74MIO75�clock-controller�xlnx,zynqmp-clkn A�pss_ref_clkvideo_clkpss_alt_ref_clkaux_ref_clkgt_crx_ref_clk�timerarm,armv8-timer0&   fpga-full fpga-region  =axi simple-bus =can@ff060000xlnx,zynq-can-1.0 Zdisabled �can_clkpclkZ� &@@, /n?can@ff070000xlnx,zynq-can-1.0 Zdisabled �can_clkpclkZ� &@@, 0n@cci@fd6e0000 arm,cci-400 ZdisabledZ�n�=�n pmu@9000arm,cci-400-pmu,r1Z�P<&{{{{{dma-controller@fd500000 Zdisabledxlnx,zynqmp-dma-1.0Z�P &|�clk_mainclk_apb:E�T �, *ndma-controller@fd510000 Zdisabledxlnx,zynqmp-dma-1.0Z�Q &}�clk_mainclk_apb:E�T �, *ndma-controller@fd520000 Zdisabledxlnx,zynqmp-dma-1.0Z�R &~�clk_mainclk_apb:E�T �, *ndma-controller@fd530000 Zdisabledxlnx,zynqmp-dma-1.0Z�S &�clk_mainclk_apb:E�T �, *ndma-controller@fd540000 Zdisabledxlnx,zynqmp-dma-1.0Z�T &��clk_mainclk_apb:E�T �, *ndma-controller@fd550000 Zdisabledxlnx,zynqmp-dma-1.0Z�U &��clk_mainclk_apb:E�T �, *ndma-controller@fd560000 Zdisabledxlnx,zynqmp-dma-1.0Z�V &��clk_mainclk_apb:E�T �, *ndma-controller@fd570000 Zdisabledxlnx,zynqmp-dma-1.0Z�W &��clk_mainclk_apb:E�T �, *ninterrupt-controller@f9010000 arm,gic-400 [@Z����l & �dma-controller@ffa80000 Zdisabledxlnx,zynqmp-dma-1.0Z�� &M�clk_mainclk_apb:E@T h, +nDdma-controller@ffa90000 Zdisabledxlnx,zynqmp-dma-1.0Z�� &N�clk_mainclk_apb:E@T i, +nDdma-controller@ffaa0000 Zdisabledxlnx,zynqmp-dma-1.0Z�� &O�clk_mainclk_apb:E@T j, +nDdma-controller@ffab0000 Zdisabledxlnx,zynqmp-dma-1.0Z�� &P�clk_mainclk_apb:E@T k, +nDdma-controller@ffac0000 Zdisabledxlnx,zynqmp-dma-1.0Z�� &Q�clk_mainclk_apb:E@T l, +nDdma-controller@ffad0000 Zdisabledxlnx,zynqmp-dma-1.0Z�� &R�clk_mainclk_apb:E@T m, +nDdma-controller@ffae0000 Zdisabledxlnx,zynqmp-dma-1.0Z�� &S�clk_mainclk_apb:E@T n, +nDdma-controller@ffaf0000 Zdisabledxlnx,zynqmp-dma-1.0Z�� &T�clk_mainclk_apb:E@T o, +nDmemory-controller@fd070000xlnx,zynqmp-ddrc-2.40aZ� &pnand-controller@ff100000-xlnx,zynqmp-nand-controllerarasan,nfc-v3p10 ZdisabledZ��controllerbus & T r, ,n<ethernet@ff0b0000cdns,zynqmp-gemcdns,gem Zdisabled&99Z�  �pclkhclktx_clkrx_clktsu_clk T t, � �gem0_rst(nh-1,ethernet@ff0c0000cdns,zynqmp-gemcdns,gem Zdisabled&;;Z�  �pclkhclktx_clkrx_clktsu_clk T u, � �gem1_rst(ni.2,ethernet@ff0d0000cdns,zynqmp-gemcdns,gem Zdisabled&==Z�  �pclkhclktx_clkrx_clktsu_clk T v, � �gem2_rst(nj/3,ethernet@ff0e0000cdns,zynqmp-gemcdns,gem Zdisabled&??Z� �pclkhclktx_clkrx_clktsu_clk T w, �  �gem3_rst(nk04,gpio@ff0a0000xlnx,zynqmp-gpio-1.0Zokay �� &l[Z� , .n$�UART1_TXUART1_RXUART0_RXUART0_TXI2C1_SCLI2C1_SDASPI1_SCLKWLAN_ENBT_ENSPI1_CSSPI1_MISOSPI1_MOSII2C_MUX_RESETSD0_DAT0SD0_DAT1SD0_DAT2SD0_DAT3PS_LED3PS_LED2PS_LED1PS_LED0SD0_CMDSD0_CLKGPIO_PBSD0_DETECTVBUS_DETPOWER_INTDP_AUXDP_HPDDP_OEDP_AUX_ININA226_ALERTPS_FP_PWR_ENPL_PWR_ENPOWER_KILLGPIO-AGPIO-BSPI0_SCLKGPIO-CGPIO-DSPI0_CSSPI0_MISOSPI_MOSIGPIO-EGPIO-FSD1_D0SD1_D1SD1_D2SD1_D3SD1_CMDSD1_CLKUSB0_CLKUSB0_DIRUSB0_DATA2USB0_NXTUSB0_DATA0USB0_DATA1USB0_STPUSB0_DATA3USB0_DATA4USB0_DATA5USB0_DATA6USB0_DATA7USB1_CLKUSB1_DIRUSB1_DATA2USB1_NXTUSB1_DATA0USB1_DATA1USB1_STPUSB1_DATA3USB1_DATA4USB1_DATA5USB1_DATA6USB_DATA7WLAN_IRQPMIC_IRQ�i2c@ff020000cdns,i2c-r1p14 Zdisabled &Z� , %n=i2c@ff030000cdns,i2c-r1p14Zokay &Z� , &n> �defaultgpio�� � ����i2c-mux@75 nxp,pca9548 Zui2c@0 ZLS-I2C0i2c@1 ZLS-I2C1i2c@2 ZHS-I2C2i2c@3 ZHS-I2C3i2c@4 Zpmic@5e ti,tps65086Z^&M��i2c@5 Zina226@40 ti,ina226 Z@'�"i2c@6 Zi2c@7 Zpcie@fd0e0000xlnx,nwl-pcie-2.11 Zdisabled [-,pci<&vutsr@�usb_crstusb_hibrstusb_apbrst=�default�  Gusb3-phyQusb@fe300000 snps,dwc3Z�0