� ���08��( ��X&friendlyarm,nanopc-t4rockchip,rk3399 +7FriendlyElec NanoPC-T4aliases=/ethernet@fe300000G/i2c@ff3c0000L/i2c@ff110000Q/i2c@ff120000V/i2c@ff130000[/i2c@ff3d0000`/i2c@ff140000e/i2c@ff150000j/i2c@ff160000o/i2c@ff3e0000t/serial@ff180000|/serial@ff190000�/serial@ff1a0000�/serial@ff1b0000�/serial@ff370000�/mmc@fe310000�/mmc@fe320000�/mmc@fe330000cpus+cpu-mapcluster0core0�core1�core2�core3�cluster1core0�core1�cpu@0�cpuarm,cortex-a53��psci�����d  4 ?cpu@1�cpuarm,cortex-a53��psci�����d  4 ?cpu@2�cpuarm,cortex-a53��psci�����d  4 ?cpu@3�cpuarm,cortex-a53��psci�����d  4 ?cpu@100�cpuarm,cortex-a72��psci�� ���  4?thermal-idle�G'S�cpu@101�cpuarm,cortex-a72��psci�� ���  4?thermal-idle�G'S�idle-statescpscicpu-sleeparm,idle-statep��xS���? cluster-sleeparm,idle-statep���S���? display-subsystemrockchip,display-subsystem�memory-controllerrockchip,rk3399-dmc�����dmc_clk �disabledpmu_a53arm,cortex-a53-pmu�pmu_a72arm,cortex-a72-pmu�psci arm,psci-1.0�smctimerarm,armv8-timer@�   �xin24m fixed-clockn6!xin24m4?�pcie@f8000000rockchip,rk3399-pcie ���Aaxi-baseapb-base�pci+K\h ���G��aclkaclk-perfhclkpm0�123rsyslegacyclient�`��� �,�pcie-phy-0pcie-phy-1pcie-phy-2pcie-phy-38ɂ��������8��������(�coremgmtmgmt-stickypipepmpclkaclk�okay���  interrupt-controller&K?ethernet@fe300000rockchip,rk3399-gmac��0� rmacirq8�ighfj�fM�stmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_mac;�� �stmmacethIV�okayax��input�default � !�"�rgmii�#�(�mdiosnps,dwmac-mdio+ethernet-phy@1� $� �'�u0 $?"mmc@fe3100000rockchip,rk3399-dw-mshcrockchip,rk3288-dw-mshc��1@�@ �р ��M���biuciuciu-driveciu-sample;�y�reset�okay%/@Mc%n�default �&'(|mmc@fe3200000rockchip,rk3399-dw-mshcrockchip,rk3288-dw-mshc��2@�A �рx�� �� ��L���biuciuciu-driveciu-sample;�z�reset�okay%/� �)��default�*+,-|�.�/mmc@fe330000+rockchip,rk3399-sdhci-5.1arasan,sdhci-5.1��3� �xN� ���N��clk_xinclk_ahb!emmc_cardclock4�0 �phy_arasan;��okay%n#?�usb@fe380000 generic-ehci��8����1�2�usb�okayusb@fe3a0000 generic-ohci��:����1�2�usb�okayusb@fe3c0000 generic-ehci��<����3�4�usb�okayusb@fe3e0000 generic-ohci��>� ���3�4�usb�okaydebug@fe430000&arm,coresight-cpu-debugarm,primecell��C�M �apb_pclk�debug@fe432000&arm,coresight-cpu-debugarm,primecell��C �M �apb_pclk�debug@fe434000&arm,coresight-cpu-debugarm,primecell��C@�M �apb_pclk�debug@fe436000&arm,coresight-cpu-debugarm,primecell��C`�M �apb_pclk�debug@fe610000&arm,coresight-cpu-debugarm,primecell��a�L �apb_pclk�debug@fe710000&arm,coresight-cpu-debugarm,primecell��q�L �apb_pclk�usb@fe800000rockchip,rk3399-dwc3+�0�������G�ref_clksuspend_clkbus_clkaclk_usb3_rksoc_axi_perfaclk_usb3grf_clk�% �usb3-otg�okayusb@fe800000 snps,dwc3����i�����refbus_earlysuspend=otg�56�usb2-phyusb3-phy Eutmi_wideNf���;�okayusb@fe900000rockchip,rk3399-dwc3+�0�������G�ref_clksuspend_clkbus_clkaclk_usb3_rksoc_axi_perfaclk_usb3grf_clk�& �usb3-otg�okayusb@fe900000 snps,dwc3����n�����refbus_earlysuspend=host�78�usb2-phyusb3-phy Eutmi_wideNf���;�okaydp@fec00000rockchip,rk3399-cdn-dp���� xr���� �� �ru�o�core-clkpclkspdifgrf�9:; �HJ��spdifdptxapbcoreI� �disabledportsport+endpoint@0��;?�endpoint@1��<?�interrupt-controller@fee00000 arm,gic-v3K+�&P����� ������� ?interrupt-controller@fee20000arm,gic-v3-its���?ppi-partitionsinterrupt-partition-0?interrupt-partition-1?saradc@ff100000rockchip,rk3399-saradc���>'�Pe�saradcapb_pclk�� �saradc-apb�okay9?�i2c@ff110000rockchip,rk3399-i2c��xA� ���AU �i2cpclk�;�default�=+�okay @E�\i2c@ff120000rockchip,rk3399-i2c��xB� ���BV �i2cpclk�#�default�>+�okayi2c@ff130000rockchip,rk3399-i2c��xC� ���CW �i2cpclk�"�default�?+ �disabledi2c@ff140000rockchip,rk3399-i2c��xD� ���DX �i2cpclk�&�default�@+ �disabledi2c@ff150000rockchip,rk3399-i2c��xE� ���EY �i2cpclk�%�default�A+ �disabledi2c@ff160000rockchip,rk3399-i2c��xF� ���FZ �i2cpclk�$�default�B+�okay?�serial@ff180000&rockchip,rk3399-uartsnps,dw-apb-uart���Q`�baudclkapb_pclk�ct~�default �CDE�okaybluetoothbrcm,bcm43438-bt�F�lpo � �) �) �= �default �GHI��Jserial@ff190000&rockchip,rk3399-uartsnps,dw-apb-uart���Ra�baudclkapb_pclk�bt~�default�K �disabledserial@ff1a0000&rockchip,rk3399-uartsnps,dw-apb-uart���Sb�baudclkapb_pclk�dt~�default�L�okayserial@ff1b0000&rockchip,rk3399-uartsnps,dw-apb-uart���Tc�baudclkapb_pclk�et~�default�M �disabledspi@ff1c0000(rockchip,rk3399-spirockchip,rk3066-spi���G[�spiclkapb_pclk�D�N N �txrx�default�OPQR+ �disabledspi@ff1d0000(rockchip,rk3399-spirockchip,rk3066-spi���H\�spiclkapb_pclk�5�N N �txrx�default�STUV+ �disabledspi@ff1e0000(rockchip,rk3399-spirockchip,rk3066-spi���I]�spiclkapb_pclk�4�NN�txrx�default�WXYZ+ �disabledspi@ff1f0000(rockchip,rk3399-spirockchip,rk3066-spi���J^�spiclkapb_pclk�C�NN�txrx�default�[\]^+ �disabledspi@ff200000(rockchip,rk3399-spirockchip,rk3066-spi�� �K_�spiclkapb_pclk���__ �txrx�default�`abc;+ �disabledthermal-zonescpu-thermal�d�dtripscpu_alert0&p2��passive?ecpu_alert1&$�2��passive?fcpu_crit&s2� �criticalcpu_warm&��2��active?gcpu_hot&��2��active?icooling-mapsmap0=eB����������������map1=fHB������������������������������������������������map2=g Bh����map3=i Bh����gpu-thermal�d�dtripsgpu_alert0&$�2��passive?jgpu_crit&s2� �criticalcooling-mapsmap0=j Bk��������tsadc@ff260000rockchip,rk3399-tsadc��&�axO� q��Od�tsadcapb_pclk�� �tsadc-apbIQs�initdefaultsleep�lhmrl|�okay��?dqos@ffa58000rockchip,rk3399-qossyscon���� ?uqos@ffa5c000rockchip,rk3399-qossyscon���� ?vqos@ffa60080rockchip,rk3399-qossyscon���� qos@ffa60100rockchip,rk3399-qossyscon��� qos@ffa60180rockchip,rk3399-qossyscon���� qos@ffa70000rockchip,rk3399-qossyscon��� ?yqos@ffa70080rockchip,rk3399-qossyscon���� ?zqos@ffa74000rockchip,rk3399-qossyscon���@ ?wqos@ffa76000rockchip,rk3399-qossyscon���` ?xqos@ffa90000rockchip,rk3399-qossyscon��� ?{qos@ffa98000rockchip,rk3399-qossyscon���� ?nqos@ffaa0000rockchip,rk3399-qossyscon��� ?|qos@ffaa0080rockchip,rk3399-qossyscon���� ?}qos@ffaa8000rockchip,rk3399-qossyscon���� ?~qos@ffaa8080rockchip,rk3399-qossyscon����� ?qos@ffab0000rockchip,rk3399-qossyscon��� ?oqos@ffab0080rockchip,rk3399-qossyscon���� ?pqos@ffab8000rockchip,rk3399-qossyscon���� ?qqos@ffac0000rockchip,rk3399-qossyscon��� ?rqos@ffac0080rockchip,rk3399-qossyscon���� ?sqos@ffac8000rockchip,rk3399-qossyscon���� ?�qos@ffac8080rockchip,rk3399-qossyscon����� ?�qos@ffad0000rockchip,rk3399-qossyscon��� ?�qos@ffad8080rockchip,rk3399-qossyscon����� qos@ffae0000rockchip,rk3399-qossyscon��� ?tpower-management@ff310000&rockchip,rk3399-pmusysconsimple-mfd��1power-controller!rockchip,rk3399-power-controller�+?power-domain@34�"����n�power-domain@33�!����op�power-domain@31�����q�power-domain@32� ����rs�power-domain@35�#���t�power-domain@25��l�power-domain@23����u�power-domain@22���f�v�power-domain@27���L�w�power-domain@28����x�power-domain@8��~}�power-domain@9� ���power-domain@24����yz�power-domain@15��+power-domain@21����r�{�power-domain@19�����|}�power-domain@20�����~�power-domain@16��+power-domain@17��������power-domain@18�������syscon@ff320000)rockchip,rk3399-pmugrfsysconsimple-mfd��2?io-domains&rockchip,rk3399-pmu-io-voltage-domain�okay��spi@ff350000(rockchip,rk3399-spirockchip,rk3066-spi��5����spiclkapb_pclk�<�default�����+ �disabledserial@ff370000&rockchip,rk3399-uartsnps,dw-apb-uart��7���"�baudclkapb_pclk�ft~�default�� �disabledi2c@ff3c0000rockchip,rk3399-i2c��<x� � ���� � �i2cpclk�9�default��+�okay�E�\regulator@40silergy,syr827�@��default�� 1 �4I�` avdd_cpu_bp��?regulator-state-mem�regulator@41silergy,syr828�A��default�� 1 �4I�`avdd_gpup��?�regulator-state-mem�pmic@1brockchip,rk808�!xin32krtc_clko_wifi4 ���default ����������    , 8 E R��?FregulatorsDCDC_REG1 1 q�I�p avdd_centerpqregulator-state-mem�DCDC_REG2 1 q�I�p avdd_cpu_lpq? regulator-state-mem�DCDC_REG3 avcc_ddrregulator-state-mem _DCDC_REG4 1w@Iw@avcc_1v8?Jregulator-state-mem _ ww@LDO_REG1 1w@Iw@ avcc1v8_camregulator-state-mem�LDO_REG2 1-��I-�� avcc3v0_touchregulator-state-mem�LDO_REG3 1w@Iw@avcc1v8_pmupllregulator-state-mem _ ww@LDO_REG4  �-��1w@I2Z� avcc_sdio?/regulator-state-mem _ w-��LDO_REG5 1-��I-��avcca3v0_codecregulator-state-mem�LDO_REG6 1�`I�`avcc_1v5regulator-state-mem _ w�`LDO_REG7 1w@Iw@avcca1v8_codec?�regulator-state-mem�LDO_REG8 1-��I-��avcc_3v0?�regulator-state-mem _ w-��SWITCH_REG1  avcc3v3_s3?#regulator-state-mem�SWITCH_REG2  avcc3v3_s0regulator-state-mem�i2c@ff3d0000rockchip,rk3399-i2c��=x� � ���� � �i2cpclk�8�default��+�okay�E�\typec-portc@22 fcs,fusb302�" ���default�� ��i2c@ff3e0000rockchip,rk3399-i2c��>x� � ���� � �i2cpclk�:�default��+ �disabledpwm@ff420000(rockchip,rk3399-pwmrockchip,rk3288-pwm��B ��default�����okaypwm@ff420010(rockchip,rk3399-pwmrockchip,rk3288-pwm��B ��default�����okay?�pwm@ff420020(rockchip,rk3399-pwmrockchip,rk3288-pwm��B  ��active�����okaypwm@ff420030(rockchip,rk3399-pwmrockchip,rk3288-pwm��B0 ��default���� �disableddfi@ff630000��c@rockchip,rk3399-dfi����y �pclk_ddr_mon �disabled?video-codec@ff650000rockchip,rk3399-vpu��e �rq rvepuvdpu��� �aclkhclk ��;iommu@ff650800rockchip,iommu��e@�s��� �aclkiface �;?�video-codec@ff660000rockchip,rk3399-vdec��f�t ������axiahbcabaccore ��; iommu@ff660480rockchip,iommu ��f�@�f�@�u��� �aclkiface;  �?�iommu@ff670800rockchip,iommu��g@�*��� �aclkiface � �disabledrga@ff680000rockchip,rk3399-rga��h�7���m�aclkhclksclk�jgi �coreaxiahb;!efuse@ff690000rockchip,rk3399-efuse��i�+�} �pclk_efusecpu-id@7�cpu-leakage@17�gpu-leakage@18�center-leakage@19�cpu-leakage@1a�logic-leakage@1b�wafer-info@1c�dma-controller@ff6d0000arm,pl330arm,primecell��m@ � � ��� �apb_pclk?_dma-controller@ff6e0000arm,pl330arm,primecell��n@ � � ��� �apb_pclk?Nclock-controller@ff750000rockchip,rk3399-pmucru��u���xin24mI4 �x��(J�?�clock-controller@ff760000rockchip,rk3399-cru��v���xin24mI4 ��x��@��B��C��x�D�#g��/�;���рxh�<4`�������#�F�����ׄׄ �� ��ׄ?syscon@ff770000&rockchip,rk3399-grfsysconsimple-mfd��w+?io-domains"rockchip,rk3399-io-voltage-domain�okay J � / -�mipi-dphy-rx0rockchip,rk3399-mipi-dphy-rx0�w�o�dphy-refdphy-cfggrf; = �disabled?�usb2phy@e450rockchip,rk3399-usb2phy��P�{�phyclk4!clk_usbphy0_480m�okay?1host-port =� rlinestate�okay��?2otg-port =0�ghjrotg-bvalidotg-idlinestate�okay?5usb2phy@e460rockchip,rk3399-usb2phy��`�|�phyclk4!clk_usbphy1_480m�okay?3host-port =� rlinestate�okay��?4otg-port =0�lmorotg-bvalidotg-idlinestate�okay?7phy@f780rockchip,rk3399-emmc-phy���$���emmcclk H2 =�okay \?0pcie-phyrockchip,rk3399-pcie-phy���refclk =���phy�okaya����x�?phy@ff7c0000rockchip,rk3399-typec-phy��|�~}�tcpdcoretcpdphy-refx~����;���L�uphyuphy-pipeuphy-tcphyI�okaydp-port =?9usb3-port =?6phy@ff800000rockchip,rk3399-typec-phy������tcpdcoretcpdphy-refx�����; ���M�uphyuphy-pipeuphy-tcphyI�okaydp-port =?:usb3-port =?8watchdog@ff848000 rockchip,rk3399-wdtsnps,dw-wdt�����|�xrktimer@ff850000rockchip,rk3399-timer����Q�hZ �pclktimerspdif@ff870000rockchip,rk3399-spdif����B�_�tx �mclkhclk�U��default��;� �disabledi2s@ff880000(rockchip,rk3399-i2srockchip,rk3066-i2s���I�'�__�txrx�i2s_clki2s_hclk�V��bclk_onbclk_off��h�;� �disabledi2s@ff890000(rockchip,rk3399-i2srockchip,rk3066-i2s����(�__�txrx�i2s_clki2s_hclk�W��default��;� �disabledi2s@ff8a0000(rockchip,rk3399-i2srockchip,rk3066-i2s����)�__�txrx�i2s_clki2s_hclk�X�;��okay?�vop@ff8f0000rockchip,rk3399-vop-lit ��� �� �wx���ׄ�������aclk_vopdclk_vophclk_vop ��;� �axiahbdclk�okayport+?endpoint@0���?�endpoint@1���?�endpoint@2���?�endpoint@3���?�endpoint@4���?<iommu@ff8f3f00rockchip,iommu���?�w��� �aclkiface; ��okay?�vop@ff900000rockchip,rk3399-vop-big ��� �� �vx���ׄ�������aclk_vopdclk_vophclk_vop ��;� �axiahbdclk�okayport+?endpoint@0���?�endpoint@1���?�endpoint@2���?�endpoint@3���?�endpoint@4���?;iommu@ff903f00rockchip,iommu���?�v��� �aclkiface; ��okay?�isp0@ff910000rockchip,rk3399-cif-isp���@�+�n���ispaclkhclk �����dphy; �disabledports+port@0�+iommu@ff914000rockchip,iommu ���@��P�+��� �aclkiface �; |?�isp1@ff920000rockchip,rk3399-cif-isp���@�,�o���ispaclkhclk �����dphy; �disabledports+port@0�+iommu@ff924000rockchip,iommu ���@��P�,��� �aclkiface �; |?�hdmi-soundsimple-audio-card �i2s � �hdmi-sound�okaysimple-audio-card,cpu ��simple-audio-card,codec ��hdmi@ff940000rockchip,rk3399-dw-hdmi����(�tqpo�iahbisfrcecgrfref;~I��okay ���default��?�portsport+endpoint@0���?�endpoint@1���?�mipi@ff960000*rockchip,rk3399-mipi-dsisnps,dw-mipi-dsi�����- ��p�o�refpclkphy_cfggrf;���apbI+ �disabledports+port@0�+endpoint@0���?�endpoint@1���?�mipi@ff968000*rockchip,rk3399-mipi-dsisnps,dw-mipi-dsi������. ��q�o�refpclkphy_cfggrf;���apbI+ = �disabled?�ports+port@0�+endpoint@0���?�endpoint@1���?�edp@ff970000rockchip,rk3399-edp����� �jlo �dppclkgrf�default��;��dpI �disabledports+port@0�+endpoint@0���?�endpoint@1���?�gpu@ff9a0000#rockchip,rk3399-maliarm,mali-t860���0� rjobmmugpu���;#�okay � ��?kpinctrlrockchip,rk3399-pinctrlI�+�gpio@ff720000rockchip,gpio-bank��r���  &K?)gpio@ff730000rockchip,gpio-bank��s���  &K?�gpio@ff780000rockchip,gpio-bank��x�P�  &K?gpio@ff788000rockchip,gpio-bank��x��Q�  &K?$gpio@ff790000rockchip,gpio-bank��y�R�  &K?�pcfg-pull-up ?�pcfg-pull-down ,?�pcfg-pull-none ;?�pcfg-pull-none-12ma ; H ?�pcfg-pull-none-13ma ; H ?�pcfg-pull-none-18ma ; Hpcfg-pull-none-20ma ; Hpcfg-pull-up-2ma  Hpcfg-pull-up-8ma  Hpcfg-pull-up-18ma  Hpcfg-pull-up-20ma  Hpcfg-pull-down-4ma , Hpcfg-pull-down-8ma , Hpcfg-pull-down-12ma , H pcfg-pull-down-18ma , Hpcfg-pull-down-20ma , Hpcfg-output-high Wpcfg-output-low cpcfg-input-enable npcfg-input-pull-up n pcfg-input-pull-down n ,clockclk-32k {�?�cifcif-clkin { �cif-clkouta { �edpedp-hpd {�?�gmacrgmii-pins� {�� � � � ����������?rmii-pins� { � � � � ������phy-intb { �? phy-rstb {�?!i2c0i2c0-xfer {��?�i2c1i2c1-xfer {��?=i2c2i2c2-xfer {��?>i2c3i2c3-xfer {��??i2c4i2c4-xfer { � �?�i2c5i2c5-xfer { � �?@i2c6i2c6-xfer { � �?Ai2c7i2c7-xfer {��?Bi2c8i2c8-xfer {��?�i2s0i2s0-2ch-bus` {������i2s0-8ch-bus� {���������?�i2s0-8ch-bus-bclk-off� {���������?�i2s1i2s1-2ch-busP {�����?�i2s1-2ch-bus-bclk-offP {�����sdio0sdio0-bus1 {�sdio0-bus4@ {����?&sdio0-cmd {�?'sdio0-clk {�?(sdio0-cd {�sdio0-pwr {�sdio0-bkpwr {�sdio0-wp {�sdio0-int {�sdmmcsdmmc-bus1 {�sdmmc-bus4@ {� � � �?*sdmmc-clk { �?+sdmmc-cmd { �?,sdmmc-cd {�sdmmc-wp {�sdmmc0-det-l {�?-sdmmc0-pwr-h {�?�suspendap-pwroff {�?�ddrio-pwroff {�spdifspdif-bus {�?�spdif-bus-1 {�spi0spi0-clk {�?Ospi0-cs0 {�?Rspi0-cs1 {�spi0-tx {�?Pspi0-rx {�?Qspi1spi1-clk { �?Sspi1-cs0 { �?Vspi1-rx {�?Uspi1-tx {�?Tspi2spi2-clk { �?Wspi2-cs0 { �?Zspi2-rx { �?Yspi2-tx { �?Xspi3spi3-clk {�?�spi3-cs0 {�?�spi3-rx {�?�spi3-tx {�?�spi4spi4-clk {�?[spi4-cs0 {�?^spi4-rx {�?]spi4-tx {�?\spi5spi5-clk {�?`spi5-cs0 {�?cspi5-rx {�?bspi5-tx {�?atestclktest-clkout0 {�test-clkout1 {�test-clkout2 {�tsadcotp-pin {�?lotp-out {�?muart0uart0-xfer {��?Cuart0-cts {�?Euart0-rts {�?Duart1uart1-xfer { � �?Kuart2auart2a-xfer {� �uart2buart2b-xfer {��uart2cuart2c-xfer {��?Luart3uart3-xfer {��?Muart3-cts {�uart3-rts {�uart4uart4-xfer {��?�uarthdcpuarthdcp-xfer {��pwm0pwm0-pin {�?�pwm0-pin-pull-down {�vop0-pwm-pin {�vop1-pwm-pin {�pwm1pwm1-pin {�?�pwm1-pin-pull-down {�pwm2pwm2-pin {�pwm2-pin-pull-down {�?�pwm3apwm3a-pin {�?�pwm3bpwm3b-pin {�hdmihdmi-i2c-xfer {��hdmi-cec {�?�pciepci-clkreqn-cpm {�pci-clkreqnb-cpm {�fusb30xfusb0-int {�?�gpio-ledsstatus-led-pin { �?�pmiccpu-b-sleep {�?�gpu-sleep {�?�pmic-int-l {�?�rockchip-keypower-key {�?�sdiobt-host-wake-l {�?Hbt-reg-on-h { �?Gbt-wake-l {�?Iwifi-reg_on-h { �?�irir-rx {�?�opp-table-0operating-points-v2 �? opp00 �Q� � �� ��� ��@opp01 �#�F � �� ���opp02 �0�, � �P �P�opp03 �<� �HH�opp04 �G�� �B@B@�opp05 �Tfr �*�*��opp-table-1operating-points-v2 �? opp00 �Q� � �� ��� ��@opp01 �#�F � �� ���opp02 �0�, � �� ���opp03 �<� � Y� Y��opp04 �G�� �~�~��opp05 �Tfr ������opp06 �_�" ������opp07 �kI� �O�O��opp-table-2operating-points-v2?�opp00 � �� � �� ���0opp01 ���@ � �� ���0opp02 �ׄ � �� ���0opp03 ��e � Y� Y��0opp04 �#�F �HH�0opp05 �/� ������0chosen �serial2:1500000n8external-gmac-clock fixed-clocksY@ !clkin_gmac4?vcc3v3-sysregulator-fixed 12Z�I2Z� avcc3v3_sys��?vcc5v0-sysregulator-fixed 1LK@ILK@ avcc5v0_sys��?�vcc1v8-s3regulator-fixed 1w@Iw@ avcc1v8_s3�J?�vcc3v0-sdregulator-fixed � �)�default�� 1-��I-�� avcc3v0_sd�?.vcca0v9-s3regulator-fixed1 ��I �� avcca0v9_s3��?vcca1v8-s3regulator-fixed1w@Iw@ avcca1v8_s3��?vbus-typecregulator-fixed1LK@ILK@ avbus_typec � ���?�gpio-keys gpio-keys ��default��key-power �d ) �GPIO Key Power t�gpio-leds gpio-leds�default��led-0 )  �status_led heartbeatsdio-pwrseqmmc-pwrseq-simple�F �ext_clock�default�� ) ?%vcc12v0-sysregulator-fixed I�1� avcc12v0_sys?�vcc5v0-host0regulator-fixed  avcc5v0_host0��?�adc-keys adc-keys "� .buttons ?w@ Ydbutton-recovery �Recovery h gFPir-receivergpio-ir-receiver )�default��pwm-fanpwm-fan � �� �� ���P?h compatibleinterrupt-parent#address-cells#size-cellsmodelethernet0i2c0i2c1i2c2i2c3i2c4i2c5i2c6i2c7i2c8serial0serial1serial2serial3serial4mmc0mmc1mmc2cpudevice_typeregenable-methodcapacity-dmips-mhzclocks#cooling-cellsdynamic-power-coefficientcpu-idle-statesoperating-points-v2cpu-supplyphandleduration-usexit-latency-usentry-methodlocal-timer-stoparm,psci-suspend-paramentry-latency-usmin-residency-usportsrockchip,pmudevfreq-eventsclock-namesstatusinterruptsarm,no-tick-in-suspendclock-frequencyclock-output-names#clock-cellsreg-names#interrupt-cellsaspm-no-l0sbus-rangeinterrupt-namesinterrupt-map-maskinterrupt-mapmax-link-speedmsi-mapphysphy-namesrangesresetsreset-namesnum-lanesvpcie0v9-supplyvpcie1v8-supplyep-gpiosvpcie3v3-supplyinterrupt-controllerpower-domainsrockchip,grfsnps,txpblassigned-clock-parentsassigned-clocksclock_in_outpinctrl-namespinctrl-0phy-handlephy-modephy-supplytx_delayrx_delayreset-assert-usreset-deassert-usreset-gpiosmax-frequencyfifo-depthbus-widthcap-sd-highspeedcap-sdio-irqkeep-power-in-suspendmmc-pwrseqnon-removablesd-uhs-sdr104assigned-clock-ratescap-mmc-highspeedcd-gpiosdisable-wpvmmc-supplyvqmmc-supplyarasan,soc-ctl-syscondisable-cqe-dcmdmmc-hs200-1_8vmmc-hs400-1_8vmmc-hs400-enhanced-strobedr_modephy_typesnps,dis_enblslpm_quirksnps,dis-u2-freeclk-exists-quirksnps,dis_u2_susphy_quirksnps,dis-del-phy-power-chg-quirksnps,dis-tx-ipgap-linecheck-quirk#sound-dai-cellsremote-endpointmsi-controller#msi-cellsaffinity#io-channel-cellsvref-supplyi2c-scl-rising-time-nsi2c-scl-falling-time-nsreg-shiftreg-io-widthdevice-wakeup-gpioshost-wakeup-gpiosshutdown-gpiosmax-speedvbat-supplyvddio-supplydmasdma-namespolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicerockchip,hw-tshut-temppinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,hw-tshut-moderockchip,hw-tshut-polarity#power-domain-cellspm_qospmu1830-supplyfcs,suspend-voltage-selectorregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-nameregulator-ramp-delayvin-supplyregulator-off-in-suspendrockchip,system-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplyvcc10-supplyvcc11-supplyvcc12-supplyregulator-on-in-suspendregulator-suspend-microvoltregulator-init-microvoltvbus-supply#pwm-cellsiommus#iommu-cells#dma-cellsarm,pl330-periph-burst#reset-cellsbt656-supplyaudio-supplysdmmc-supplygpio1830-supply#phy-cellsdrive-impedance-ohmrockchip,enable-strobe-pulldownrockchip,disable-mmu-resetsimple-audio-card,formatsimple-audio-card,mclk-fssimple-audio-card,namesound-daiddc-i2c-busmali-supplygpio-controller#gpio-cellsbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highoutput-lowinput-enablerockchip,pinsopp-sharedopp-hzopp-microvoltclock-latency-nsstdout-pathenable-active-highgpioautorepeatdebounce-intervallabellinux,codelinux,default-triggerio-channelsio-channel-nameskeyup-threshold-microvoltpoll-intervalpress-threshold-microvoltcooling-levelsfan-supplypwms