� ����8~�(�~�$rockchip,rk3328-evbrockchip,rk3328 +7Rockchip RK3328 EVBaliases=/serial@ff110000E/serial@ff120000M/serial@ff130000U/i2c@ff150000Z/i2c@ff160000_/i2c@ff170000d/i2c@ff180000i/ethernet@ff540000s/ethernet@ff550000}/mmc@ff500000�/mmc@ff510000�/mmc@ff520000cpus+cpu@0�cpuarm,cortex-a53�����x�psci�� cpu@1�cpuarm,cortex-a53�����x�psci�� cpu@2�cpuarm,cortex-a53�����x�psci�� cpu@3�cpuarm,cortex-a53�����x�psci�� idle-states"pscicpu-sleeparm,idle-state/@Wxh�x�l2-cache0cacheopp-table-0operating-points-v2�opp-408000000�Q��~���@�opp-600000000�#�F�~���@opp-816000000�0�,�B@��@opp-1008000000�<������@opp-1200000000�G����(��@opp-1296000000�M?d�� ��@analog-soundsimple-audio-card�i2s��Analog disabledsimple-audio-card,cpusimple-audio-card,codecarm-pmuarm,cortex-a53-pmu0!defg, display-subsystemrockchip,display-subsystem? hdmi-soundsimple-audio-card�i2s���HDMI disabledsimple-audio-card,cpusimple-audio-card,codecpsciarm,psci-1.0arm,psci-0.2�smctimerarm,armv8-timer0!   xin24m fixed-clockERn6bxin24mBi2s@ff000000(rockchip,rk3328-i2srockchip,rk3066-i2s�� !�)7ui2s_clki2s_hclk�  �txrx� disabledi2s@ff010000(rockchip,rk3328-i2srockchip,rk3066-i2s�� !�*8ui2s_clki2s_hclk��txrx� disabledi2s@ff020000(rockchip,rk3328-i2srockchip,rk3066-i2s�� !�+9ui2s_clki2s_hclk��txrx� disabledspdif@ff030000rockchip,rk3328-spdif�� !�.: umclkhclk� �tx�default�� disabledpdm@ff040000 rockchip,pdm���=Rupdm_clkpdm_hclk��rx�defaultsleep�� disabledsyscon@ff100000&rockchip,rk3328-grfsysconsimple-mfd��7io-domains"rockchip,rk3328-io-voltage-domain disabledgpiorockchip,rk3328-grf-gpio��power-controller!rockchip,rk3328-power-controller�+9power-domain@6��power-domain@5� ��BAB�power-domain@8���F�reboot-modesyscon-reboot-mode���RB�RB�RB� $RB�serial@ff110000&rockchip,rk3328-uartsnps,dw-apb-uart�� !7�&�ubaudclkapb_pclk��txrx�default �0= disabledserial@ff120000&rockchip,rk3328-uartsnps,dw-apb-uart�� !8�'�ubaudclkapb_pclk��txrx�default � !0= disabledserial@ff130000&rockchip,rk3328-uartsnps,dw-apb-uart�� !9�(�ubaudclkapb_pclk��txrx�default�"0=okayi2c@ff150000(rockchip,rk3328-i2crockchip,rk3399-i2c�� !$+�7� ui2cpclk�default�# disabledi2c@ff160000(rockchip,rk3328-i2crockchip,rk3399-i2c�� !%+�8� ui2cpclk�default�$okaypmic@18rockchip,rk805� %!Ebxin32krk805-clkout2���default�&Ghv'�'�'�'�(�(regulatorsDCDC_REG1 �vdd_logic� �4� �regulator-state-mem#;B@DCDC_REG2�vdd_arm� �4� �regulator-state-mem#;~�DCDC_REG3�vcc_ddr�regulator-state-mem#DCDC_REG4�vcc_io�2Z��2Z��(regulator-state-mem#;2Z�LDO_REG1�vcc_18�w@�w@�regulator-state-mem#;w@LDO_REG2 �vcc18_emmc�w@�w@�regulator-state-mem#;w@LDO_REG3�vdd_10�B@�B@�regulator-state-mem#;B@i2c@ff170000(rockchip,rk3328-i2crockchip,rk3399-i2c�� !&+�9� ui2cpclk�default�) disabledi2c@ff180000(rockchip,rk3328-i2crockchip,rk3399-i2c�� !'+�:� ui2cpclk�default�* disabledspi@ff190000(rockchip,rk3328-spirockchip,rk3066-spi�� !1+� �uspiclkapb_pclk� �txrx�default�+,-. disabledwatchdog@ff1a0000 rockchip,rk3328-wdtsnps,dw-wdt�� !(��pwm@ff1b0000rockchip,rk3328-pwm���<� upwmpclk�default�/W disabledpwm@ff1b0010rockchip,rk3328-pwm���<� upwmpclk�default�0W disabledpwm@ff1b0020rockchip,rk3328-pwm�� �<� upwmpclk�default�1W disabledpwm@ff1b0030rockchip,rk3328-pwm��0 !2�<� upwmpclk�default�2W disableddma-controller@ff1f0000arm,pl330arm,primecell��@!b�� uapb_pclkythermal-zonessoc-thermal������3tripstrip-point0�p���passivetrip-point1�L���passive4soc-crit�s�� �criticalcooling-mapsmap0�40� �������� �������� �������� ���������tsadc@ff250000rockchip,rk3328-tsadc��% !:$�P�$�utsadcapb_pclk�initdefaultsleep�5�6'51B 8tsadc-apbD7Q��hokay3efuse@ff260000rockchip,rk3328-efuse��&P+�> upclk_efuse~ id@7�cpu-leakage@17�logic-leakage@19�cpu-version@1a��Cadc@ff280000.rockchip,rk3328-saradcrockchip,rk3399-saradc��( !P��%�usaradcapb_pclk1V 8saradc-apb disabledgpu@ff300000"rockchip,rk3328-maliarm,mali-450��0T!ZW]XY[\"�gpgpmmupppp0ppmmu0pp1ppmmu1��� ubuscore1fiommu@ff330200rockchip,iommu��3 !`��� uaclkiface� disablediommu@ff340800rockchip,iommu��4@ !b��F uaclkiface� disabledvideo-codec@ff350000rockchip,rk3328-vpu��5 ! �vdpu��F uaclkhclk�8�9iommu@ff350800rockchip,iommu��5@ ! ��F uaclkiface��98video-codec@ff360000*rockchip,rk3328-vdecrockchip,rk3399-vdec��6 ! ��BABuaxiahbcabaccore�AB ׄׄ��:�9iommu@ff360480rockchip,iommu ��6�@�6�@ !J��B uaclkiface��9:vop@ff370000rockchip,rk3328-vop��7>� ! ��x;uaclk_vopdclk_vophclk_vop1��� 8axiahbdclk�; disabledport+ endpoint@0��<Aiommu@ff373f00rockchip,iommu��7? ! ��; uaclkiface� disabled;hdmi@ff3c0000rockchip,rk3328-dw-hdmi��<0!#G��Fuiahbisfrcec�=�hdmi�default �>?@D7� disabledportsportendpoint�A<codec@ff410000rockchip,rk3328-codec��A��* upclkmclkD7� disabledphy@ff430000rockchip,rk3328-hdmi-phy��C !S��Byusysclkrefoclkrefpclk bhdmi_phyE�C cpu-version disabled=clock-controller@ff440000(rockchip,rk3328-crurockchip,crusyscon��DD7E"�x=&'(��������ABDC"\5�H��4�$/zBBB|��n6n6n6�����������������������������������n6#�FLG���рxh�xh��рxh�xh��syscon@ff450000.rockchip,rk3328-usb2phy-grfsysconsimple-mfd��E+usb2phy@100rockchip,rk3328-usb2phy��Buphyclk busb480m_phyE{/DokayDotg-port$!;<=�otg-bvalidotg-idlinestateokayUhost-port !> �linestateokayVmmc@ff5000000rockchip,rk3328-dw-mshcrockchip,rk3288-dw-mshc��P@ !  �=!JNubiuciuciu-driveciu-sampleFQ�рokay_i{��default�EFGH�Immc@ff5100000rockchip,rk3328-dw-mshcrockchip,rk3288-dw-mshc��Q@ !  �>"KOubiuciuciu-driveciu-sampleFQ�рokay_{���J��default �KLMmmc@ff5200000rockchip,rk3328-dw-mshcrockchip,rk3288-dw-mshc��R@ ! �?#LPubiuciuciu-driveciu-sampleFQ�рokay_i��default �NOPethernet@ff540000rockchip,rk3328-gmac��T !�macirq8�dWXZY��Mustmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_mac1c 8stmmacethD7� disabledethernet@ff550000rockchip,rk3328-gmac��UD7 !�macirq8�TSSU��VIustmmacethmac_clk_rxmac_clk_txclk_mac_refaclk_macpclk_macclk_macphy1b 8stmmaceth�rmii�Q��outputokay R���e/Tmdiosnps,dwmac-mdio+ethernet-phy@04ethernet-phy-id1234.d400ethernet-phy-ieee802.3-c22��V1d�default�ST*Qusb@ff5800002rockchip,rk3328-usbrockchip,rk3066-usbsnps,dwc2��X !�Muotghdmi-hpd�a@cif-0dvp-d2d9-m0��WWWWW W W WWWWWcif-1dvp-d2d9-m1��WWWWWWWWWWWWpmicpmic-int-l�Y&sdio-pwrseqwifi-enable-h�Wbchosen�serial2:1500000n8dc-12vregulator-fixed�dc_12v�����fsdio-pwrseqmmc-pwrseq-simple�default�b �cJsdmmc-regulatorregulator-fixed �d�default�e�vcc_sd�2Z��2Z��(Ivcc-sysregulator-fixed�vcc_sys��LK@�LK@�f'vcc-phy-regulatorregulator-fixed�vcc_phy�R compatibleinterrupt-parent#address-cells#size-cellsmodelserial0serial1serial2i2c0i2c1i2c2i2c3ethernet0ethernet1mmc0mmc1mmc2device_typeregclocks#cooling-cellscpu-idle-statesdynamic-power-coefficientenable-methodnext-level-cacheoperating-points-v2cpu-supplyphandleentry-methodlocal-timer-stoparm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-usopp-sharedopp-hzopp-microvoltclock-latency-nsopp-suspendsimple-audio-card,formatsimple-audio-card,mclk-fssimple-audio-card,namestatussound-daiinterruptsinterrupt-affinityports#clock-cellsclock-frequencyclock-output-namesclock-namesdmasdma-names#sound-dai-cellspinctrl-namespinctrl-0pinctrl-1gpio-controller#gpio-cells#power-domain-cellsoffsetmode-normalmode-recoverymode-bootloadermode-loaderreg-io-widthreg-shiftrockchip,system-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc5-supplyvcc6-supplyregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onregulator-boot-onregulator-on-in-suspendregulator-suspend-microvolt#pwm-cellsarm,pl330-periph-burst#dma-cellspolling-delay-passivepolling-delaysustainable-powerthermal-sensorstemperaturehysteresistripcooling-devicecontributionassigned-clocksassigned-clock-ratespinctrl-2resetsreset-namesrockchip,grfrockchip,hw-tshut-temp#thermal-sensor-cellsrockchip,efuse-sizebits#io-channel-cellsinterrupt-names#iommu-cellsiommuspower-domainsremote-endpointphysphy-namesnvmem-cellsnvmem-cell-names#phy-cells#reset-cellsassigned-clock-parentsfifo-depthmax-frequencybus-widthcap-mmc-highspeedcap-sd-highspeeddisable-wpvmmc-supplycap-sdio-irqkeep-power-in-suspendmmc-pwrseqnon-removablesnps,txpblphy-modephy-handleclock_in_outphy-supplyassigned-clock-ratephy-is-integrateddr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizephy_typesnps,dis-del-phy-power-chg-quirksnps,dis_enblslpm_quirksnps,dis-tx-ipgap-linecheck-quirksnps,dis-u2-freeclk-exists-quirksnps,dis_u2_susphy_quirksnps,dis_u3_susphy_quirk#interrupt-cellsinterrupt-controllerrangesbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highoutput-lowinput-enablerockchip,pinsstdout-pathreset-gpiosgpiovin-supply