� ��~a8xH(x$rockchip,rk3308-evbrockchip,rk3308 +7Rockchip RK3308 EVBaliases=/i2c@ff040000B/i2c@ff050000G/i2c@ff060000L/i2c@ff070000Q/serial@ff0a0000Y/serial@ff0b0000a/serial@ff0c0000i/serial@ff0d0000q/serial@ff0e0000y/spi@ff120000~/spi@ff130000�/spi@ff140000cpus+cpu@0�cpuarm,cortex-a35��psci���Z��� cpu@1�cpuarm,cortex-a35��psci���cpu@2�cpuarm,cortex-a35��psci��� cpu@3�cpuarm,cortex-a35��psci��� idle-statespscicpu-sleeparm,idle-state+<Sxd�t�l2-cachecacheopp-table-0operating-points-v2�opp-408000000�Q� �~�~�r`��@�opp-600000000�#�F �~�~�r`��@opp-816000000�0�, �����r`��@opp-1008000000�<� �*�*�r`��@arm-pmuarm,cortex-a35-pmu0�STUV� external-mac-clock fixed-clock���� �mac_clkinpsci arm,psci-1.0�smctimerarm,armv8-timer0�   xin24m fixed-clock�n6�xin24mOgrf@ff000000&rockchip,rk3308-grfsysconsimple-mfd���Kreboot-modesyscon-reboot-modeRB�'RB�3RB�?RB�MRB� syscon@ff008000.rockchip,rk3308-usb2phy-grfsysconsimple-mfd���@+usb2phy@100rockchip,rk3308-usb2phy�[k �H�phyclk �usb480m_phy �disabled otg-port$�CDE�otg-bvalidotg-idlinestate� �disabled9host-port �J �linestate� �disabled:syscon@ff00b000-rockchip,rk3308-detect-grfsysconsimple-mfd���+syscon@ff00c000+rockchip,rk3308-core-grfsysconsimple-mfd���+i2c@ff040000(rockchip,rk3308-i2crockchip,rk3399-i2c���� �i2cpclk � �default� + �disabledi2c@ff050000(rockchip,rk3308-i2crockchip,rk3399-i2c���� �i2cpclk � �default� + �disabledi2c@ff060000(rockchip,rk3308-i2crockchip,rk3399-i2c���� �i2cpclk � �default�+ �disabledi2c@ff070000(rockchip,rk3308-i2crockchip,rk3399-i2c���� �i2cpclk ��default�+ �disabledwatchdog@ff080000 rockchip,rk3308-wdtsnps,dw-wdt���� �  �disabledserial@ff0a0000&rockchip,rk3308-uartsnps,dw-apb-uart��  ����baudclkapb_pclk���default � �disabledserial@ff0b0000&rockchip,rk3308-uartsnps,dw-apb-uart��  ����baudclkapb_pclk���default � �disabledserial@ff0c0000&rockchip,rk3308-uartsnps,dw-apb-uart��  ����baudclkapb_pclk���default� �disabledserial@ff0d0000&rockchip,rk3308-uartsnps,dw-apb-uart��  ����baudclkapb_pclk���default� �disabledserial@ff0e0000&rockchip,rk3308-uartsnps,dw-apb-uart�� ����baudclkapb_pclk���default��okayspi@ff120000(rockchip,rk3308-spirockchip,rk3066-spi�� �+���spiclkapb_pclk��txrx�default� �disabledspi@ff130000(rockchip,rk3308-spirockchip,rk3066-spi�� �+���spiclkapb_pclk��txrx�default� ! �disabledspi@ff140000(rockchip,rk3308-spirockchip,rk3066-spi�� �+���spiclkapb_pclk�""�txrx�default�#$%& �disabledpwm@ff160000(rockchip,rk3308-pwmrockchip,rk3328-pwm���y� �pwmpclk�default�'� �disabledpwm@ff160010(rockchip,rk3308-pwmrockchip,rk3328-pwm���y� �pwmpclk�default�(� �disabledpwm@ff160020(rockchip,rk3308-pwmrockchip,rk3328-pwm�� �y� �pwmpclk�default�)� �disabledpwm@ff160030(rockchip,rk3308-pwmrockchip,rk3328-pwm��0�y� �pwmpclk�default�*� �disabledpwm@ff170000(rockchip,rk3308-pwmrockchip,rk3328-pwm���x� �pwmpclk�default�+� �disabledpwm@ff170010(rockchip,rk3308-pwmrockchip,rk3328-pwm���x� �pwmpclk�default�,� �disabledpwm@ff170020(rockchip,rk3308-pwmrockchip,rk3328-pwm�� �x� �pwmpclk�default�-� �disabledpwm@ff170030(rockchip,rk3308-pwmrockchip,rk3328-pwm��0�x� �pwmpclk�default�.� �disabledpwm@ff180000(rockchip,rk3308-pwmrockchip,rk3328-pwm���� �pwmpclk�default�/��okaybpwm@ff180010(rockchip,rk3308-pwmrockchip,rk3328-pwm���� �pwmpclk�default�0� �disabledpwm@ff180020(rockchip,rk3308-pwmrockchip,rk3328-pwm�� �� �pwmpclk�default�1� �disabledpwm@ff180030(rockchip,rk3308-pwmrockchip,rk3328-pwm��0�� �pwmpclk�default�2� �disabledrktimer@ff1a0000rockchip,rk3288-timer��  ��� �pclktimersaradc@ff1e0000.rockchip,rk3308-saradcrockchip,rk3399-saradc�� �%�%��saradcapb_pclk� F saradc-apb�okay3[dma-controller@ff2c0000arm,pl330arm,primecell��,@�*�� �apb_pclkAdma-controller@ff2d0000arm,pl330arm,primecell��-@�*�� �apb_pclkA"i2s@ff350000(rockchip,rk3308-i2srockchip,rk3066-i2s��5 �4�\��i2s_clki2s_hclk�"" �txrx ��reset-mreset-h�default�4567 �disabledi2s@ff360000(rockchip,rk3308-i2srockchip,rk3066-i2s��6 �5�^��i2s_clki2s_hclk�" �rx ��reset-mreset-h �disabledspdif-tx@ff3a0000,rockchip,rk3308-spdifrockchip,rk3066-spdif��: �7�b� �mclkhclk�" �tx�default�8 �disabledusb@ff4000002rockchip,rk3308-usbrockchip,rk3066-usbsnps,dwc2��@ �B���otgLotgTfu��@ �9 �usb2-phy �disabledusb@ff440000 generic-ehci��D �G��� �:�usb �disabledusb@ff450000 generic-ohci��E �H��� �:�usb �disabledmmc@ff4800000rockchip,rk3308-dw-mshcrockchip,rk3288-dw-mshc��H@ �L� ��012�biuciuciu-driveciu-sample���р�default�;<=> �disabledmmc@ff4900000rockchip,rk3308-dw-mshcrockchip,rk3288-dw-mshc��I@ �M� ��:;<�biuciuciu-driveciu-sample���р �disabledmmc@ff4a00000rockchip,rk3308-dw-mshcrockchip,rk3288-dw-mshc��J@ �N� ��567�biuciuciu-driveciu-sample���р�default �?@A �disablednand-controller@ff4b0000(rockchip,rk3308-nfcrockchip,rv1108-nfc��K@ �Q��-�ahbnfc[-��р�BCDEFGH�default �disabledethernet@ff4e0000rockchip,rk3308-gmac��N �@�macirq@�@BBA@��C[�stmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macclk_mac_speed�rmii�default�IJ } stmmaceth�K �disabledspi@ff4c0000 rockchip,sfc��L@ �R�=��clk_sfchclk_sfc �LMN�default �disabledclock-controller@ff500000rockchip,rk3308-cru��P�O�xin24m�K�[��interrupt-controller@ff580000 arm,gic-400@��X�X �X@ �X`  � ��sram@fff80000 mmio-sram�����+ddr-sram@0��vad-sram@8000���pinctrlrockchip,rk3308-pinctrl�K+�default�Pgpio@ff220000rockchip,gpio-bank��" �(��+��]gpio@ff230000rockchip,gpio-bank��# �)��+��gpio@ff240000rockchip,gpio-bank��$ �*��+��gpio@ff250000rockchip,gpio-bank��% �+��+��gpio@ff260000rockchip,gpio-bank��& �,��+��pcfg-pull-up7Zpcfg-pull-downDWpcfg-pull-noneSSpcfg-pull-none-2maS`pcfg-pull-up-2ma7`pcfg-pull-up-4ma7`Ypcfg-pull-none-4maS`Xpcfg-pull-down-4maD`pcfg-pull-none-8maS`Qpcfg-pull-up-8ma7`Rpcfg-pull-none-12maS` Upcfg-pull-up-12ma7` Tpcfg-pull-none-smtSoVpcfg-output-high�pcfg-output-low�pcfg-input-high7�pcfg-input�emmcemmc-clk� Qemmc-cmd�Remmc-pwren� Semmc-rstn� Semmc-bus1�Remmc-bus4@�RRRRemmc-bus8��RRRRRRRRflashflash-csn0� SEflash-rdy� SGflash-ale� SBflash-cle� SDflash-wrn�SHflash-rdn� SFflash-bus8��TTTTTTTTCsfcsfc-bus4@�SSSSNsfc-bus2 �SSsfc-cs0�SMsfc-clk�SLgmacrmii-pins��UUUSSSSS SImac-refclk-12ma� UJmac-refclk� Sgmac-m1rmiim1-pins��UUUSSSSS Smacm1-refclk-12ma� Umacm1-refclk� Si2c0i2c0-xfer �VV i2c1i2c1-xfer � V V i2c2i2c2-xfer �VVi2c3-m0i2c3m0-xfer �VVi2c3-m1i2c3m1-xfer � V Vi2c3-m2i2c3m2-xfer �VVi2s_2ch_0i2s-2ch-0-mclk� Si2s-2ch-0-sclk� S4i2s-2ch-0-lrck�S5i2s-2ch-0-sdo�S7i2s-2ch-0-sdi�S6i2s_8ch_0i2s-8ch-0-mclk�Si2s-8ch-0-sclktx�Si2s-8ch-0-sclkrx�Si2s-8ch-0-lrcktx�Si2s-8ch-0-lrckrx�Si2s-8ch-0-sdo0� Si2s-8ch-0-sdo1� Si2s-8ch-0-sdo2� Si2s-8ch-0-sdo3� Si2s-8ch-0-sdi0� Si2s-8ch-0-sdi1�Si2s-8ch-0-sdi2�Si2s-8ch-0-sdi3�Si2s_8ch_1_m0i2s-8ch-1-m0-mclk�Si2s-8ch-1-m0-sclktx�Si2s-8ch-1-m0-sclkrx�Si2s-8ch-1-m0-lrcktx�Si2s-8ch-1-m0-lrckrx�Si2s-8ch-1-m0-sdo0�Si2s-8ch-1-m0-sdo1-sdi3�Si2s-8ch-1-m0-sdo2-sdi2� Si2s-8ch-1-m0-sdo3_sdi1� Si2s-8ch-1-m0-sdi0� Si2s_8ch_1_m1i2s-8ch-1-m1-mclk� Si2s-8ch-1-m1-sclktx� Si2s-8ch-1-m1-sclkrx�Si2s-8ch-1-m1-lrcktx�Si2s-8ch-1-m1-lrckrx�Si2s-8ch-1-m1-sdo0�Si2s-8ch-1-m1-sdo1-sdi3�Si2s-8ch-1-m1-sdo2-sdi2�Si2s-8ch-1-m1-sdo3_sdi1�Si2s-8ch-1-m1-sdi0�Spdm_m0pdm-m0-clk�Spdm-m0-sdi0� Spdm-m0-sdi1� Spdm-m0-sdi2� Spdm-m0-sdi3�Spdm_m1pdm-m1-clk�Spdm-m1-sdi0�Spdm-m1-sdi1�Spdm-m1-sdi2�Spdm-m1-sdi3�Spdm_m2pdm-m2-clkm�Spdm-m2-clk�Spdm-m2-sdi0� Spdm-m2-sdi1�Spdm-m2-sdi2�Spdm-m2-sdi3�Spwm0pwm0-pin� Spwm0-pin-pull-down� W/pwm1pwm1-pin�S0pwm1-pin-pull-down�Wpwm2pwm2-pin�S1pwm2-pin-pull-down�Wpwm3pwm3-pin�S2pwm3-pin-pull-down�Wpwm4pwm4-pin�S+pwm4-pin-pull-down�Wpwm5pwm5-pin�S,pwm5-pin-pull-down�Wpwm6pwm6-pin�S-pwm6-pin-pull-down�Wpwm7pwm7-pin�S.pwm7-pin-pull-down�Wpwm8pwm8-pin� S'pwm8-pin-pull-down� Wpwm9pwm9-pin� S(pwm9-pin-pull-down� Wpwm10pwm10-pin� S)pwm10-pin-pull-down� Wpwm11pwm11-pin�S*pwm11-pin-pull-down�Wrtcrtc-32k�SPsdmmcsdmmc-clk�X;sdmmc-cmd�Y<sdmmc-det�Y=sdmmc-pwren�Xsdmmc-bus1�Ysdmmc-bus4@�YYYY>sdiosdio-clk�QAsdio-cmd�R@sdio-pwren�Qsdio-wrpt�Qsdio-intn�Qsdio-bus1�Rsdio-bus4@�RRRR?spdif_inspdif-in�Sspdif_outspdif-out�S8spi0spi0-clk�Yspi0-csn0�Yspi0-miso�Yspi0-mosi�Yspi1spi1-clk� Yspi1-csn0� Yspi1-miso� Y spi1-mosi� Y!spi1-m1spi1m1-miso�Yspi1m1-mosi�Yspi1m1-clk�Yspi1m1-csn0� Yspi2spi2-clk�Y#spi2-csn0�Y$spi2-miso�Y%spi2-mosi�Y&tsadctsadc-otp-pin� Stsadc-otp-out� Suart0uart0-xfer �ZZuart0-cts�Suart0-rts�Suart0-rts-pin�Suart1uart1-xfer �ZZuart1-cts�Suart1-rts�Suart2-m0uart2m0-xfer �ZZuart2-m1uart2m1-xfer �ZZuart3uart3-xfer � Z Zuart3-m1uart3m1-xfer �ZZuart4uart4-xfer � ZZuart4-cts�Suart4-rts�Suart4-rts-pin�Sbuttonspwr-key�Z\usbusb-drv�Sasdio-pwrseqwifi-enable-h�Schosen�serial4:1500000n8adc-keys0 adc-keys�[�buttons�d�w@button-func� functionFPadc-keys1 adc-keys�[�buttons�d�w@button-esc�micmute>button-homeumode ��button-menu�play ��button-downr volume down��button-ups volume upFPgpio-keys gpio-keys2�default�\key-power =]tGPIO Key PowerCdUvcc12v-dcinregulator-fixed cvcc12v_dcinr�����^vcc5v0-sysregulator-fixed cvcc5v0_sysrLK@�LK@���^`vcc-1v8regulator-fixedcvcc_1v8rw@�w@���_3vcc-ddrregulator-fixedcvcc_ddrr�`��`���`vcc-ioregulator-fixedcvcc_ior2Z��2Z����`_vccio-flashregulator-fixed cvccio_flashr2Z��2Z����_vcc5v0-hostregulator-fixed �]��default�a cvbus_host�`vdd-corepwm-regulator�b� cvdd_corer �x�r`����`vdd-logregulator-fixedcvdd_logr������`vdd-1v0regulator-fixedcvdd_1v0rB@�B@���` compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2i2c3serial0serial1serial2serial3serial4spi0spi1spi2device_typeregenable-methodclocks#cooling-cellsdynamic-power-coefficientoperating-points-v2cpu-idle-statesnext-level-cachecpu-supplyphandleentry-methodlocal-timer-stoparm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-usopp-sharedopp-hzopp-microvoltclock-latency-nsopp-suspendinterruptsinterrupt-affinityclock-frequencyclock-output-names#clock-cellsoffsetmode-bootloadermode-loadermode-normalmode-recoverymode-fastbootassigned-clocksassigned-clock-parentsclock-namesstatusinterrupt-names#phy-cellspinctrl-namespinctrl-0reg-shiftreg-io-widthdmasdma-names#pwm-cells#io-channel-cellsresetsreset-namesvref-supplyarm,pl330-periph-burst#dma-cellsdr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizephysphy-namesbus-widthfifo-depthmax-frequencyassigned-clock-ratesphy-moderockchip,grf#reset-cells#interrupt-cellsinterrupt-controllerrangesgpio-controller#gpio-cellsbias-pull-upbias-pull-downbias-disabledrive-strengthinput-schmitt-enableoutput-highoutput-lowinput-enablerockchip,pinsstdout-pathio-channelsio-channel-namespoll-intervalkeyup-threshold-microvoltlinux,codelabelpress-threshold-microvoltautorepeatgpiosdebounce-intervalwakeup-sourceregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onregulator-boot-onvin-supplygpioenable-active-highpwmsregulator-settling-time-up-uspwm-supply