� ����8��(���&Marvell 8040 MACCHIATOBin Double-shot!marvell,armada8040-mcbin-doubleshotmarvell,armada8040-mcbinmarvell,armada8040marvell,armada-ap806-quadmarvell,armada-ap806aliases+,/ap806/config-space@f0000000/serial@512000+4/ap806/config-space@f0000000/serial@512100@phy@3��Dphy@4��8phy@5��<mdio@12a200!marvell,orion-mdio��0�6 666 �disabledmdio@12a600!marvell,xmdio��$�666 �disabledinterrupt-controller@1e0000!marvell,cp110-icu�@interrupt-controller@10!marvell,cp110-icu-nsr� ��#�5interrupt-controller@50!marvell,cp110-icu-sei�P���@rtc@284000!marvell,armada-8k-rtc�(@ (@�$ rtcrtc-soc�Msystem-controller@440000!sysconsimple-mfd�D �7clock!marvell,cp110-clock��6gpio@100!marvell,armada-8k-gpioGN Ueq? }�� �VUTS� �coreaxi�66�okay�Igpio@140!marvell,armada-8k-gpioG@NUeq? }�� �RQPO� �coreaxi�66 �disabledpinctrl!marvell,armada-8k-cps-pinctrl�?nand-pins�)mpp0mpp1mpp2mpp3mpp4mpp5mpp6mpp7mpp8mpp9mpp10mpp11mpp15mpp16mpp17mpp18mpp19mpp20mpp21mpp22mpp23mpp24mpp25mpp26mpp276devnand-rb )mpp13mpp126nfsfpp1-pins)mpp8mpp10mpp116gpio�Lspi1-pins)mpp12mpp13mpp14mpp15mpp166spi1�Euart0-pins )mpp6mpp76uart0�Fsfp-1g-pins)mpp246gpio�Psfpp0-pins)mpp26mpp27mpp28mpp296gpio�Jsystem-controller@400000!sysconsimple-mfd�@thermal-sensor@70!marvell,armada-cp110-thermal�p @t��utmi@580000!marvell,cp110-utmi-phy�X �7�okayusb-phy@0��Busb-phy@1�usb@500000$!marvell,armada-8k-xhcigeneric-xhci�P@��j �corereg�66�okay1&P �AB8cp1-usb3h0-comphyutmiBhostusb@510000$!marvell,armada-8k-xhcigeneric-xhci�Q@��i �corereg�66 �disabled1&Qsata@540000$!marvell,armada-8k-ahcigeneric-ahci�T��k�66�okay1&Tsata-port@0��C8cp1-sata0-0-physata-port@1��D8cp1-sata0-1-phyxor@6a0000%!marvell,armada-7k-xormarvell,xor-v2�jk�� �corereg�66xor@6c0000%!marvell,armada-7k-xormarvell,xor-v2�lm�� �corereg�66spi@700600!marvell,armada-380-spi�pP �coreaxi�66 �disabledspi@700680!marvell,armada-380-spi�p�P �coreaxi�66�okay�default�Eflash@0 !st,w25q32�����i2c@701000!marvell,mv78230-i2c�p �x �corereg�66 �disabledi2c@701100!marvell,mv78230-i2c�p �y �corereg�66 �disabledserial@702000!snps,dw-apb-uart�p ��z��baudclkapb_pclk�66�okay�default�Fserial@702100!snps,dw-apb-uart�p!��{��baudclkapb_pclk�66 �disabledserial@702200!snps,dw-apb-uart�p"��|��baudclkapb_pclk�66 �disabledserial@702300!snps,dw-apb-uart�p#��}��baudclkapb_pclk�66 �disablednand@720000D!marvell,armada-8k-nand-controllermarvell,armada370-nand-controller�rT�s �corereg�66�7 �disabledtrng@7600003!marvell,armada-8k-rnginside-secure,safexcel-eip76�v}�_ �corereg�66�okaymmc@780000!marvell,armada-cp110-sdhci�x� �coreaxi�66� �disabledcrypto@800000!inside-secure,safexcel-eip197b�� 0�WXYZ[\ �memring0ring1ring2ring3eip �corereg�66� �disabledpcie@f4600000#!marvell,armada8k-pciesnps,dw-pcie ��`�� ctrlconfig�"pci��d������n�5�� �corereg�6 6 �disabledpcie@f4620000#!marvell,armada8k-pciesnps,dw-pcie ��b�� ctrlconfig�"pci��d������n�5�� �corereg�6 6 �disabledpcie@f4640000#!marvell,armada8k-pciesnps,dw-pcie ��d�� ctrlconfig�"pci��d������n�5�� �corereg�6 6 �disabledchosen�serial0:115200n8memory@0"memory��regulator-3-3v!regulator-fixed�v_3_3 2Z�#2Z�;�okay�.regulator-1-8v!regulator-fixed �v_vddo_h w@#w@;�okay�regulator-usb3-vbus0!regulator-fixedO b0�default�G�v_5v0_usb3_hst_vbus LK@#LK@�okay�>sfp-eth0!sff,sfpgH oI yI �I �I�default�J���!sfp-eth1!sff,sfpgK oI yI  �I  �0�default�LM���"sfp-eth3!sff,sfpgN o0 y0 �I �0�default�OP���= #address-cells#size-cellsmodelcompatibleserial0serial1gpio0spi0gpio1gpio2spi1spi2spi3spi4ethernet0ethernet1ethernet2ethernet3methodrangesregno-mapinterrupt-parentdma-coherent#iommu-cells#global-interruptsstatusphandle#interrupt-cellsinterrupt-controllermsi-controllerarm,msi-base-spiarm,msi-num-spismarvell,odmi-framesmarvell,spi-basemarvell,spi-rangesmsi-parentclocksreg-shiftreg-io-widthpinctrl-0pinctrl-namesclock-namesmarvell,xenon-phy-slow-modebus-widthno-1-8-vno-sdno-sdionon-removablevqmmc-supplymarvell,pinsmarvell,functionoffsetngpiosgpio-controller#gpio-cellsgpio-rangesmarvell,pwm-offset#pwm-cells#clock-cells#thermal-sensor-cellspolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistypetripcooling-devicedevice_typeenable-method#cooling-cellsi-cache-sizei-cache-line-sizei-cache-setsd-cache-sized-cache-line-sized-cache-setsnext-level-cachemarvell,system-controllerinterrupt-namesport-idgop-port-idphysphyphy-mode#phy-cellssfpreg-namesinterrupts-extendediommusphy-namesdr_modeclock-frequencybroken-cdbus-rangeinterrupt-map-maskinterrupt-mapnum-lanesiommu-mapiommu-map-masknum-viewportreset-gpiosmanagedphy-supplyspi-max-frequencystdout-pathregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onenable-active-highgpioi2c-buslos-gpiosmod-def0-gpiostx-disable-gpiostx-fault-gpiosmaximum-power-milliwatt