� ��#8 �(� P,Sipeed Lichee Zero Plus52sipeed,lichee-zero-plussochip,s3allwinner,sun8i-v3chosen=Dserial0:115200n8framebuffer-lcd02allwinner,simple-framebuffersimple-framebuffer Pmixer0-lcd0c@ jdisabledcpuscpu@02arm,cortex-a7qcpu}cdisplay-engine#2allwinner,sun8i-v3s-display-engine� jdisabledtimer2arm,armv7-timer0�   clocks=osc24M_clk� 2fixed-clock�n6��P�osc24M� osc32k_clk� 2fixed-clock����P �ext-osc32k�soc 2simple-bus=clock@10000002allwinner,sun8i-v3s-de2-clk}c#?�busmod�"���mixer@11000002allwinner,sun8i-v3s-de2-mixer}c�busmod��portsport@1}endpoint�system-control@1c00000E2allwinner,sun8i-v3s-system-controlallwinner,sun8i-h3-system-control}�=�lcd-controller@1c0c0002allwinner,sun8i-v3s-tcon}�� �Vc!@ �ahbtcon-ch0�tcon-pixel-clock��lcd jdisabledportsport@0}endpoint�port@1}mmc@1c0f0002allwinner,sun7i-a20-mmc}�� c-/.�ahbmmcoutputsample�ahb �<#default1jokay;EOmmc@1c100002allwinner,sun7i-a20-mmc}� c021�ahbmmcoutputsample�ahb �=#default1  jdisabledmmc@1c110002allwinner,sun7i-a20-mmc}� c354�ahbmmcoutputsample� ahb �> jdisabledcrypto@1c1500062allwinner,sun8i-v3s-cryptoallwinner,sun8i-a33-crypto}�P �Pc6�ahbmod�ahbusb@1c190002allwinner,sun8i-h3-musb}��c� �G[mck pusbz jokay �peripheralphy@1c194002allwinner,sun8i-v3s-usb-phy}��,���phy_ctrlpmu0c8 �usb0_phy� usb0_resetjokay�� � clock@1c200002allwinner,sun8i-v3-ccu}� c  �hosclosc���rtc@1c20400�2allwinner,sun8i-v3-rtc}�T�()c�osc32kosc32k-out� pinctrl@1c208002allwinner,sun8i-v3-pinctrl}��c% �apbhosclosc����� i2c0-pins�PB6PB7�i2c0�uart0-pb-pins�PB8PB9�uart0�uart2-pins�PB0PB1�uart2�mmc0-pins�PF0PF1PF2PF3PF4PF5�mmc0�mmc1-pins�PG0PG1PG2PG3PG4PG5�mmc1� spi0-pins�PC0PC1PC2PC3�spi0�timer@1c20c002allwinner,sun8i-v3s-timer}� �$�c watchdog@1c20ca02allwinner,sun6i-a31-wdt}� �  �c lradc@1c228002allwinner,sun4i-a10-lradc-keys}�( � jdisabledserial@1c280002snps,dw-apb-uart}€ �&c(�1jokay1#defaultserial@1c284002snps,dw-apb-uart}„ �&c)�2 jdisabledserial@1c288002snps,dw-apb-uart}ˆ �&c*�31#default jdisabledi2c@1c2ac002allwinner,sun6i-a31-i2c}¬ �c&�.#default1 jdisabledi2c@1c2b0002allwinner,sun6i-a31-i2c}° �c'�/ jdisabledethernet@1c300002allwinner,sun8i-v3s-emac3}� �R[macirq�  stmmacethc �stmmaceth jdisabledmdio2snps,dwmac-mdio�mdio-mux2allwinner,sun8i-h3-mdio-mux:mdio@1!2allwinner,sun8i-h3-mdio-internal}ethernet-phy@12ethernet-phy-ieee802.3-c22}c+�'mdio@2}spi@1c680002allwinner,sun8i-h3-spi}ƀ �Ac7�ahbmod#default1� jdisabledcamera@1cb40002allwinner,sun8i-v3s-csi}�@0 �Tc"C< �busmodram� jdisabledinterrupt-controller@1c81000 2arm,gic-400 }�� �@ �` �� � �aliasesJ/soc/serial@1c28000vcc3v32regulator-fixedRvcc3v3a2Z�y2Z�� #address-cells#size-cellsinterrupt-parentmodelcompatiblerangesstdout-pathallwinner,pipelineclocksstatusdevice_typeregallwinner,pipelinesinterrupts#clock-cellsclock-frequencyclock-accuracyclock-output-namesphandleclock-namesresets#reset-cellsremote-endpointreset-namespinctrl-namespinctrl-0broken-cdbus-widthvmmc-supplyinterrupt-namesphysphy-namesextcondr_modereg-names#phy-cellsusb0_id_det-gpiosgpio-controller#gpio-cellsinterrupt-controller#interrupt-cellspinsfunctiondrive-strengthbias-pull-upreg-shiftreg-io-widthsysconmdio-parent-busserial0regulator-nameregulator-min-microvoltregulator-max-microvolt